{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:29:11Z","timestamp":1763724551279,"version":"3.37.3"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/tvlsi.2021.3110250","type":"journal-article","created":{"date-parts":[[2021,9,15]],"date-time":"2021-09-15T20:11:12Z","timestamp":1631736672000},"page":"1757-1770","source":"Crossref","is-referenced-by-count":9,"title":["Cyclic Sparsely Connected Architectures for Compact Deep Convolutional Neural Networks"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7218-7754","authenticated-orcid":false,"given":"Morteza","family":"Hosseini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1745-9072","authenticated-orcid":false,"given":"Nitheesh Kumar","family":"Manjunath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bharat","family":"Prakash","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9550-7917","authenticated-orcid":false,"given":"Arnab","family":"Mazumder","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vandana","family":"Chandrareddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8904-4699","authenticated-orcid":false,"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5551-2124","authenticated-orcid":false,"given":"Tinoosh","family":"Mohsenin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/ISVLSI.2019.00012"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1145\/3289602.3293902"},{"key":"ref33","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1145\/3123939.3124552"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/ICASSP.2019.8682791"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1145\/3007787.3001163"},{"key":"ref36","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"han","year":"2015","journal-title":"arXiv 1510 00149 [cs]"},{"key":"ref35","article-title":"Exploring the regularity of sparse structure in convolutional neural networks","author":"mao","year":"2017","journal-title":"arXiv 1705 08922"},{"key":"ref34","article-title":"Pruning filters for efficient ConvNets","author":"li","year":"2016","journal-title":"arXiv 1608 08710"},{"key":"ref10","first-page":"1","article-title":"An energy-efficient hardware accelerator for hierarchical deep reinforcement learning","author":"shiri","year":"2021","journal-title":"Proc IEEE 3rd Int Conf Artif Intell Circuits Syst (AICAS)"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1109\/FCCM.2019.00013"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TVLSI.2019.2941250"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TVLSI.2020.3002779"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/IAEAC47372.2019.8997842"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/JIOT.2020.2990215"},{"key":"ref15","article-title":"Learning both weights and connections for efficient neural network","author":"han","year":"2015","journal-title":"Proc Adv Neural Inf Process Syst"},{"year":"2012","journal-title":"Cuda Toolkit 4 2","key":"ref16"},{"key":"ref17","article-title":"Butterfly transform: An efficient FFT based neural architecture design","author":"alizadeh vahid","year":"2019","journal-title":"arXiv 1906 02256"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/CVPR.2018.00716"},{"key":"ref19","article-title":"SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and < 0.5 MB model size","author":"iandola","year":"2016","journal-title":"arXiv 1602 07360"},{"key":"ref28","article-title":"StructADMM: A systematic, high-efficiency framework of structured weight pruning for DNNs","author":"zhang","year":"2018","journal-title":"arXiv 1807 11091"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1016\/0893-6080(89)90020-8"},{"key":"ref27","article-title":"Learning structured sparsity in deep neural networks","author":"wen","year":"2016","journal-title":"arXiv 1608 03665"},{"key":"ref3","article-title":"MobileNets: Efficient convolutional neural networks for mobile vision applications","author":"howard","year":"2017","journal-title":"arXiv 1704 04861"},{"key":"ref6","first-page":"530","article-title":"NESTA: Hamming weight compression-based neural Proc. Engine","author":"mirzaeian","year":"2020","journal-title":"Asia South Pacific Design Autom Conf (ASP-DAC)"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1609\/aaai.v34i04.6138"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1162\/neco.1989.1.4.541"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/JETCAS.2019.2910232"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ISSCC.2018.8310262"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ICASSP.2013.6638947"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TC.2020.2981068"},{"key":"ref1","article-title":"Hello edge: Keyword spotting on microcontrollers","author":"zhang","year":"2017","journal-title":"arXiv 1711 07128"},{"key":"ref46","article-title":"Improving safety in reinforcement learning using model-based architectures and human intervention","author":"prakash","year":"2019","journal-title":"Proc 32nd Int Flairs Conf"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.5244\/C.28.88"},{"key":"ref45","first-page":"56","article-title":"From TensorFlow graphs to LUTs and wires: Automated sparse and physically aware CNN hardware generation","author":"hall","year":"2020","journal-title":"Proc IEEE Int Conf Field-Program Technol (ICFPT)"},{"key":"ref22","first-page":"525","article-title":"XNOR-Net: Imagenet classification using binary convolutional neural networks","author":"rastegari","year":"2016","journal-title":"Proc Eur Conf Comput Vis"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/MICRO.2018.00024"},{"doi-asserted-by":"publisher","key":"ref42","DOI":"10.1007\/978-3-319-78890-6_2"},{"key":"ref24","article-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"zhou","year":"2016","journal-title":"arXiv 1606 06160 [cs]"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1145\/3242897"},{"key":"ref23","article-title":"Ternary weight networks","author":"li","year":"2016","journal-title":"arXiv 1605 04711 [cs]"},{"doi-asserted-by":"publisher","key":"ref44","DOI":"10.1109\/ICFPT47387.2019.00014"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1016\/j.patcog.2017.06.032"},{"doi-asserted-by":"publisher","key":"ref43","DOI":"10.1109\/FPL.2018.00033"},{"key":"ref25","article-title":"Automatic heterogeneous quantization of deep neural networks for low-latency inference on the edge for particle detectors","author":"coelho","year":"2020","journal-title":"arXiv 2006 10159"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9562994\/09537909.pdf?arnumber=9537909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:20Z","timestamp":1652194220000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9537909\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":46,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3110250","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}