{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:12:31Z","timestamp":1781107951461,"version":"3.54.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2847.001"],"award-info":[{"award-number":["2847.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CNS-1722557"],"award-info":[{"award-number":["CNS-1722557"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1718474"],"award-info":[{"award-number":["CCF-1718474"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CNS-1814710"],"award-info":[{"award-number":["CNS-1814710"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["DGE-1723687"],"award-info":[{"award-number":["DGE-1723687"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["DGE-1821766"],"award-info":[{"award-number":["DGE-1821766"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1109\/tvlsi.2021.3110744","type":"journal-article","created":{"date-parts":[[2021,11,3]],"date-time":"2021-11-03T19:27:37Z","timestamp":1635967657000},"page":"2040-2051","source":"Crossref","is-referenced-by-count":24,"title":["SCARE: Side Channel Attack on In-Memory Computing for Reverse Engineering"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3877-8603","authenticated-orcid":false,"given":"Sina","family":"Sayyah Ensan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0518-4940","authenticated-orcid":false,"given":"Karthikeyan","family":"Nagarajan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4531-5191","authenticated-orcid":false,"given":"Mohammad Nasim Imtiaz","family":"Khan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8753-490X","authenticated-orcid":false,"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824979"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/11693383_23"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289832"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927219"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858415"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2846699"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-014-0078-6"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131653"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref27","year":"2020","journal-title":"Arizona State University RRAM Model"},{"key":"ref3","article-title":"The Bitlet model: Defining a litmus test for the bitwise processing-in-memory paradigm","author":"korgaonkar","year":"2019","journal-title":"arXiv 1910 10234"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00036"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/INTMAG.2017.8008048"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.14"},{"key":"ref22","author":"bernstein","year":"2005","journal-title":"Cache-timing attacks on AES"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218649"},{"key":"ref23","article-title":"Electromagnetic analysis: Concrete results","author":"gandolfi","year":"0","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref26","year":"2020","journal-title":"Predictive Technology Model"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2840132"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9627316\/9600458-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9627316\/09600458.pdf?arnumber=9600458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:21Z","timestamp":1652194221000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9600458\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":32,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3110744","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12]]}}}