{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T21:49:41Z","timestamp":1769204981194,"version":"3.49.0"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61874152"],"award-info":[{"award-number":["61874152"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61974024"],"award-info":[{"award-number":["61974024"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/tvlsi.2021.3111000","type":"journal-article","created":{"date-parts":[[2021,9,15]],"date-time":"2021-09-15T20:11:12Z","timestamp":1631736672000},"page":"353-364","source":"Crossref","is-referenced-by-count":5,"title":["A Fast Cross-Layer Dynamic Power Estimation Method by Tracking Cycle-Accurate Activity Factors With Spark Streaming"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0534-3593","authenticated-orcid":false,"given":"Leilei","family":"Jin","sequence":"first","affiliation":[{"name":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2772-6712","authenticated-orcid":false,"given":"Wenjie","family":"Fu","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8866-7189","authenticated-orcid":false,"given":"Ming","family":"Ling","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Longxing","family":"Shi","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-76474-0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934641"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1186\/s40537-014-0008-6"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.37"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382127"},{"key":"ref6","first-page":"469","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"Proc. 42nd Annu. IEEE\/ACM Int. Symp. Microarchitecture (Micro)","author":"Li"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2555486.2555491"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056064"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2019.00092"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3078659.3078666"},{"key":"ref11","volume-title":"PrimeTime-PX User Guide, Version 2008.12","year":"2008"},{"key":"ref12","article-title":"PULPino: A small single-core RISC-V SoC","volume-title":"Proc. 3rd RISCV Workshop","author":"Traber"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2352354"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253186"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810108"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2019.2910305"},{"key":"ref18","first-page":"1","article-title":"PRIMAL: Power inference using machine learning","volume-title":"Proc. 56th Annu. Design Automat. Conf.","author":"Zhou"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218643"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4842-1830-3_8"},{"issue":"4","key":"ref21","first-page":"20","article-title":"MapReduce online","volume-title":"Proc. NSDI","volume":"10","author":"Condie"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2015.7171710"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717771"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1002\/9781119642183.ch13"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2846583"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-84858-7"},{"key":"ref27","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2015"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019803"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2021478"},{"key":"ref30","volume-title":"Synopsys VCS Verilog Simulator","year":"2004"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898719765"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-53946-1_5"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01875-7"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218682"},{"key":"ref36","volume-title":"HSPICE MOSFET Models Manual, Version X-2005.09","year":"2005"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-020-01639-9"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/43.863642"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9739817\/09537919.pdf?arnumber=9537919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:34:07Z","timestamp":1705016047000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9537919\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":39,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3111000","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4]]}}}