{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T13:36:54Z","timestamp":1778852214273,"version":"3.51.4"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1109\/tvlsi.2021.3113918","type":"journal-article","created":{"date-parts":[[2021,9,30]],"date-time":"2021-09-30T21:08:01Z","timestamp":1633036081000},"page":"1889-1902","source":"Crossref","is-referenced-by-count":4,"title":["Via-Avoidance-Oriented Interposer Routing for Layer Minimization in 2.5-D IC Designs"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7614-2545","authenticated-orcid":false,"given":"Jin-Tai","family":"Yan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903025"},{"key":"ref11","first-page":"1","article-title":"Metal layer planning for silicon interposers with consideration of routability and manufacturing cost","author":"liu","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref12","first-page":"372","article-title":"Flexible interconnect in 2.5D ICs to minimize the interposer’s metal layers","author":"seemuth","year":"2017","journal-title":"Proc Asia South-Pacific Design Automation Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980095"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514970"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1109\/TCAD.2008.2009154","article-title":"Substrate topological routing for high-density packages","volume":"28","author":"liu","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.46785"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3378162"},{"key":"ref18","year":"2021","journal-title":"LP_Solve An Open Source Linear Programming Solver"},{"key":"ref19","year":"2020","journal-title":"Cadence SiP Layout"},{"key":"ref4","author":"saban","year":"2012","journal-title":"Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity Bandwidth and Power Efficiency"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898657"},{"key":"ref6","first-page":"1","article-title":"Intelligent design automation for 2.5\/3D heterogeneous SoC integration","author":"jiang","year":"2020","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3015494"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593142"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488767"},{"key":"ref2","first-page":"26","article-title":"3D IC integration with TSV interposers for high-performance applications","volume":"14","author":"lau","year":"2010","journal-title":"Chip Scale Rev"},{"key":"ref1","first-page":"847","article-title":"Silicon interposer with TSVs (through silicon vias) and fine multilayer wiring","author":"sunohara","year":"2008","journal-title":"Proc 58th Electron Compon Technol Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085480"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9594522\/09552950.pdf?arnumber=9552950","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:21Z","timestamp":1652194221000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9552950\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11]]},"references-count":19,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3113918","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11]]}}}