{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:06:35Z","timestamp":1767182795549,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62101246","62022041"],"award-info":[{"award-number":["62101246","62022041"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004608","name":"Natural Science Foundation of Jiangsu Province","doi-asserted-by":"publisher","award":["BK20200417"],"award-info":[{"award-number":["BK20200417"]}],"id":[{"id":"10.13039\/501100004608","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1109\/tvlsi.2021.3114680","type":"journal-article","created":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T23:55:43Z","timestamp":1633564543000},"page":"2003-2007","source":"Crossref","is-referenced-by-count":7,"title":["An Efficient High SFDR PDDS Using High-Pass-Shaped Phase Dithering"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5957-3207","authenticated-orcid":false,"given":"Chenggang","family":"Yan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0963-278X","authenticated-orcid":false,"given":"Jie","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8398-8648","authenticated-orcid":false,"given":"Weiqiang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662464"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2986016"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2608922"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351004"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FCS.2017.8088965"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169208"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCS.2012.6243660"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2949565"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2525058"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2191875"},{"key":"ref6","first-page":"15","article-title":"Digital-computer synthesizers of two-level signals with phase-error compensation","volume":"36","author":"kochemasov","year":"1982","journal-title":"Radiotekhnika"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2019.2901953"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2009.5404133"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TUFFC.2016.2615271"},{"journal-title":"Direct Digital Synthesizers Theory Design and Applications","year":"2013","author":"vankka","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2016.2611490"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2817602"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9594522\/09560058.pdf?arnumber=9560058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:21Z","timestamp":1652194221000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9560058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11]]},"references-count":17,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3114680","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,11]]}}}