{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T17:21:19Z","timestamp":1790875279328,"version":"4.1.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1109\/tvlsi.2021.3119691","type":"journal-article","created":{"date-parts":[[2021,10,25]],"date-time":"2021-10-25T19:46:31Z","timestamp":1635191191000},"page":"2143-2152","source":"Crossref","is-referenced-by-count":33,"title":["VCO-Based Comparator: A Fully Adaptive Noise Scaling Comparator for High-Precision and Low-Power SAR ADCs"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5640-2250","authenticated-orcid":false,"given":"Kentaro","family":"Yoshioka","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274113"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2417803"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2102590"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856291"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942109"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278471"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2885554"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3008260"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2862880"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICASID.2019.8925123"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3025531"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776299"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2631299"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2304733"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2010.2081362"},{"key":"ref6","first-page":"196","article-title":"A 0.85 fJ\/conversion-step 10b 200kS\/s subranging SAR ADC in 40 nm CMOS","author":"tai","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163556"},{"key":"ref7","first-page":"380","article-title":"A 12b 22.5\/45MS\/s 3.0 mW 0.059 mm2 CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2123590"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2043893"},{"key":"ref20","first-page":"1565","article-title":"A 14-bit 4-MS\/s VCO-based SAR ADC with deep metastability facilitated mismatch calibration","volume":"55","author":"zhu","year":"2020","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2950152"},{"key":"ref21","article-title":"A 12-bit 30-MS\/s VCO-based SAR ADC with NOC-assisted multiple adaptive bypass Windows","volume":"41","author":"pan","year":"2020","journal-title":"Semiconductors"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-25267-0_3"},{"key":"ref26","first-page":"246","article-title":"A 9.4-ENOB 1V $3.8~\\mu\\text{W}$\n 100kS\/s SAR ADC with time-domain comparator","author":"agnes","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","first-page":"248","article-title":"A 14b 4OMS\/s redundant SAR ADC with 480 MHz clock in $0.13\\mu$\n CMOS","author":"hesener","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conference Dig Tech Papers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9627316\/09585069.pdf?arnumber=9585069","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:20Z","timestamp":1652194220000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9585069\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":32,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3119691","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12]]}}}