{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T15:08:43Z","timestamp":1784905723376,"version":"3.55.0"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1109\/tvlsi.2021.3120296","type":"journal-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T20:47:18Z","timestamp":1635281238000},"page":"2027-2039","source":"Crossref","is-referenced-by-count":32,"title":["Secure XOR-CIM Engine: Compute-In-Memory SRAM Architecture With Embedded XOR Encryption"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1760-7656","authenticated-orcid":false,"given":"Shanshi","family":"Huang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3048-5948","authenticated-orcid":false,"given":"Hongwu","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6148-7711","authenticated-orcid":false,"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8288-393X","authenticated-orcid":false,"given":"Wantong","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0068-3652","authenticated-orcid":false,"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702715"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2013.6620718"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ACCT.2014.46"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MWC.2011.5751298"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581556"},{"key":"ref37","article-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"zhou","year":"2016","journal-title":"arXiv 1606 06160 [cs]"},{"key":"ref36","first-page":"494","article-title":"A 65 nm 1 Mb nonvolatile computing-in-memory ReRAM macro with sub-16 ns multiply-and-accumulate for binary DNN AI edge processors","author":"chen","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref35","first-page":"496","article-title":"A 65 nm 4 Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors","author":"khwa","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415678"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.3390\/s20071869"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref15","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc Int Conf Learn Represent (ICLR)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref17","author":"roel","year":"2012","journal-title":"Physically Unclonable Functions Constructions Properties and Applications"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28368-0_20"},{"key":"ref19","author":"barker","year":"2015"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942041"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref27","first-page":"240","article-title":"A 28 nm 64 Kb inference-training two-way transpose multibit 6T SRAM compute-in-memory macro for AI edge chips","author":"su","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0054-8"},{"key":"ref6","first-page":"24.2.1","article-title":"High density embedded PCM cell in 28 nm FDSOI technology for automotive micro-controller applications","author":"arnaud","year":"2020","journal-title":"IEDM Tech Dig"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2937817"},{"key":"ref5","first-page":"212","article-title":"A 3.6 Mb 10.1 Mb\/mm2 embedded non-volatile ReRAM macro in 22 nm FinFET technology with adaptive forming\/set\/reset schemes yielding down to 0.5 V with sensing time of 5 ns at 0.7 V","author":"jain","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"206","article-title":"A 7 nm 256 Mb SRAM in high-k metal-gate FinFET technology with write-assist circuitry for low-VMIN applications","author":"chang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","first-page":"478","article-title":"An N40 256K$\\times$\n44 embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance","author":"chou","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref9","first-page":"32.5.1","article-title":"DNN+NeuroSim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies","author":"peng","year":"2019","journal-title":"IEDM Tech Dig"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2976475"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"ref22","first-page":"1","article-title":"Parallelizing SRAM arrays with customized bit-cell for binary neural networks","author":"liu","year":"2018","journal-title":"Proc IEEE\/ACM Design Autom Conf (DAC)"},{"key":"ref21","first-page":"198","article-title":"A 7 nm FinFET SRAM using EUV lithography with dual write-driver-assist circuitry for low-voltage applications","author":"song","year":"2018","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2980533"},{"key":"ref41","first-page":"1464","article-title":"A compact, lightweight and low-cost 8-bit datapath AES circuit for IoT applications in 28 nm CMOS","author":"lu","year":"2018","journal-title":"Proc 17th IEEE Int Conf Trust Secur Privacy Comput Commun 12th IEEE Int Conf Big Data Sci Eng (TrustCom\/BigDataSE)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref25","first-page":"490","article-title":"A 42 pJ\/decision 3.12TOPS\/W robust in-memory machine learning classifier with on-chip training","author":"gonugondla","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9627316\/09586555.pdf?arnumber=9586555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:20Z","timestamp":1652194220000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9586555\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":41,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3120296","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12]]}}}