{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:38Z","timestamp":1740133298312,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62074074","6187032149"],"award-info":[{"award-number":["62074074","6187032149"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003453","name":"Natural Science Foundation of Guangdong Province","doi-asserted-by":"publisher","award":["2021A1515011266"],"award-info":[{"award-number":["2021A1515011266"]}],"id":[{"id":"10.13039\/501100003453","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Science and Technology Plan of Shenzhen","award":["JCYJ20190809142017428","JCYJ20200109141225025"],"award-info":[{"award-number":["JCYJ20190809142017428","JCYJ20200109141225025"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1109\/tvlsi.2021.3120424","type":"journal-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T20:47:18Z","timestamp":1635281238000},"page":"2110-2118","source":"Crossref","is-referenced-by-count":5,"title":["A 4 \u00d7 10 Gb\/s Adaptive Optical Receiver Utilizing Current-Reuse and Crosstalk-Remove"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2060-5691","authenticated-orcid":false,"given":"Juncheng","family":"Wang","sequence":"first","affiliation":[]},{"given":"Xuefeng","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Bai","sequence":"additional","affiliation":[]},{"given":"Patrick Yin","family":"Chiang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8704-4505","authenticated-orcid":false,"given":"Quan","family":"Pan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2734913"},{"key":"ref11","first-page":"116","article-title":"A quad 25 Gb\/s 270 mW TIA in $0.13~\\mu\\text{m}$\n BiCMOS with < 0.15 dB crosstalk penalty","author":"kalogerakis","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887610"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2014.2319112"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/82.775380"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/0471726400"},{"journal-title":"Analysis and Design of Transimpedance Amplifiers for Optical Receivers","year":"2018","author":"s\u00e4ckinger","key":"ref16"},{"key":"ref17","first-page":"3343","article-title":"A compact $4\\times25$\n-Gb\/s 3.0 mW\/Gb\/s CMOS-based optical receiver for board-to-board interconnects","volume":"28","author":"takemoto","year":"2010","journal-title":"J Lightw Technol"},{"key":"ref18","first-page":"120","article-title":"100 Gb\/s Ethernet chipsets in 65 nm CMOS technology","author":"jiang","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2544793"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2720750"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2639534"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2757008"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778280"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2991721"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2015.2494060"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2901601"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2017.2776926"},{"key":"ref9","first-page":"67","article-title":"A fully-integrated 25 Gb\/s low-noise TIA+CDR optical receiver designed in 40 nm-CMOS","author":"wang","year":"2018","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893625"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9627316\/09585421.pdf?arnumber=9585421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:20Z","timestamp":1652194220000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9585421\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":20,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3120424","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2021,12]]}}}