{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:55:57Z","timestamp":1772042157028,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100002241","name":"Japan Science and Technology Agency (JST) Adaptable and Seamless Technology Transfer Program through the Target-Driven Research and Development","doi-asserted-by":"publisher","award":["JPMJTR201C"],"award-info":[{"award-number":["JPMJTR201C"]}],"id":[{"id":"10.13039\/501100002241","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science (JSPS) KAKENHI","doi-asserted-by":"publisher","award":["20K14786"],"award-info":[{"award-number":["20K14786"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1109\/tvlsi.2021.3122027","type":"journal-article","created":{"date-parts":[[2021,11,2]],"date-time":"2021-11-02T21:36:33Z","timestamp":1635888993000},"page":"2153-2162","source":"Crossref","is-referenced-by-count":20,"title":["An All-Standard-Cell-Based Synthesizable SAR ADC With Nonlinearity-Compensated RDAC"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6899-3860","authenticated-orcid":false,"given":"Zule","family":"Xu","sequence":"first","affiliation":[]},{"given":"Naoki","family":"Ojima","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0922-9755","authenticated-orcid":false,"given":"Shuowei","family":"Li","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1512-4714","authenticated-orcid":false,"given":"Tetsuya","family":"Iizuka","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2873026"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2822811"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3021279"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3035373"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644879"},{"key":"ref13","first-page":"382","article-title":"A 480 mA output-capacitor-free synthesizable digital LDO using CMP-triggered oscillator and droop detector with 99.99% current efficiency, 1.3 ns response time, and 9.8A\/mm2 current density","author":"oh","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063040"},{"key":"ref15","first-page":"266","article-title":"Digitally synthesized stochastic flash ADC using only standard digital cells","author":"weaver","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268571"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062192"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964789"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780194"},{"key":"ref28","first-page":"6","article-title":"A fully automated verilog-to-layout synthesized ADC demonstrating 56 dB-SNDR with 2 MHz-BW","author":"waters","year":"2015","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref4","first-page":"4","article-title":"An all-digital PLL synthesized from a digital standard cell library in 65 nm CMOS","author":"park","year":"2011","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2340551"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158490"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2298455"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2865404"},{"key":"ref5","first-page":"250","article-title":"A 0.032 mm2 3.1 mW synthesized pixel clock generator with 30 psrms integrated jitter and 10-to-630 MHz DCO tuning range","volume":"56","author":"kim","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2689029"},{"key":"ref7","first-page":"1","article-title":"A 0.048 mm2 3 mW synthesizable fractional-N PLL with a soft injection-locking technique","volume":"58","author":"deng","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","first-page":"120","article-title":"A 0.02 mm2 fully synthesizable period-jitter sensor using stochastic TDC without reference clock and calibration in 10 nm CMOS technology","volume":"61","author":"choo","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2910470"},{"key":"ref1","first-page":"280","article-title":"A 0.6 V 1.17 ps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with 16$\\times$\n spatial redundancy in 14 nm FinFET technology","volume":"58","author":"kim","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS44328.2019.8961218"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2986949"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2915365"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3037823"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162800"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2168019"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2415231"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9627316\/09598846.pdf?arnumber=9598846","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,8]],"date-time":"2022-03-08T21:22:05Z","timestamp":1646774525000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9598846\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":31,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3122027","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12]]}}}