{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:07Z","timestamp":1772725507770,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/tvlsi.2021.3123112","type":"journal-article","created":{"date-parts":[[2021,12,13]],"date-time":"2021-12-13T21:01:46Z","timestamp":1639429306000},"page":"339-352","source":"Crossref","is-referenced-by-count":15,"title":["FN-CACTI: Advanced CACTI for FinFET and NC-FinFET Technologies"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0908-5894","authenticated-orcid":false,"given":"Divya Praneetha","family":"Ravipati","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, IIT Delhi, New Delhi, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3711-0396","authenticated-orcid":false,"given":"Rajesh","family":"Kedia","sequence":"additional","affiliation":[{"name":"Khosla School of IT, IIT Delhi, New Delhi, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6629-4713","authenticated-orcid":false,"given":"Victor M.","family":"Van Santen","sequence":"additional","affiliation":[{"name":"Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9602-2922","authenticated-orcid":false,"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[{"name":"Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2508-7531","authenticated-orcid":false,"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Khosla School of IT, IIT Delhi, New Delhi, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany"}]}],"member":"263","reference":[{"key":"ref1","article-title":"An enhanced access and cycle time model for on-chip caches","author":"Wilton","year":"1994"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref3","article-title":"CACTI 6.0: A tool to model large caches","author":"Muralimanohar","year":"2009"},{"key":"ref4","article-title":"CACTI 2.0: An integrated cache timing and power model","author":"Reinman","year":"2000"},{"key":"ref5","article-title":"CACTI 3.0: An integrated cache timing, power, and area model","author":"Shivakumar","year":"2001"},{"key":"ref6","article-title":"CACTI 4.0","author":"Tarjan","year":"2006"},{"key":"ref7","article-title":"CACTI 5.1","author":"Thoziyoor","year":"2008"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.94"},{"key":"ref9","volume-title":"Intel\u2019s Revolutionary 22 nm Transistor Technology","author":"Bohr","year":"2011"},{"key":"ref10","first-page":"866","article-title":"CACTI-FinFET: An integrated delay and power modeling framework for FinFET-based caches under process variations","volume-title":"Proc. 48th Design Autom. Conf. (DAC)","author":"Lee"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2870916"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824802"},{"key":"ref14","first-page":"1","article-title":"Performance, power and cooling trade-offs with NCFET-based many-cores","volume-title":"Proc. 56th Annu. Design Autom. Conf. (DAC)","author":"Rapp"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2712365"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS50974.2021.9441053"},{"key":"ref17","volume-title":"Synopsys TCAD"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176428"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038589"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2016.7599584"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2875661"},{"key":"ref24","first-page":"3","article-title":"A 14 nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a $0.0588~\\mu\\text{m}_{2}$\n SRAM cell size","volume-title":"IEDM Tech. Dig.","author":"Natarajan"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2884518"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2990672"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614677"},{"key":"ref28","volume-title":"SSentaurus Device User Guide, Version P-2019.03-SP1","year":"2020"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0854-z"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.3022180"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref32","article-title":"Experiments with SPEC CPU 2017: Similarity, balance, phase behavior and simpoints","author":"Song","year":"2018"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9726527\/09647857.pdf?arnumber=9647857","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T21:18:52Z","timestamp":1709327932000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9647857\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":33,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3123112","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3]]}}}