{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T17:58:23Z","timestamp":1762624703080,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["D16AP00109"],"award-info":[{"award-number":["D16AP00109"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2016-SD-2723"],"award-info":[{"award-number":["2016-SD-2723"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/tvlsi.2021.3125248","type":"journal-article","created":{"date-parts":[[2021,11,18]],"date-time":"2021-11-18T22:01:17Z","timestamp":1637272877000},"page":"365-378","source":"Crossref","is-referenced-by-count":8,"title":["Exploring the Design of Energy-Efficient Intermittently Powered Systems Using Reconfigurable Ferroelectric Transistors"],"prefix":"10.1109","volume":"30","author":[{"given":"Sandeep","family":"Thirumala","sequence":"first","affiliation":[{"name":"Purdue University, West Lafayette, IN, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8848-1069","authenticated-orcid":false,"given":"Arnab","family":"Raha","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, IN, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5609-9722","authenticated-orcid":false,"given":"Sumeet","family":"Gupta","sequence":"additional","affiliation":[{"name":"Elmore School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4713-5386","authenticated-orcid":false,"given":"Vijay","family":"Raghunathan","sequence":"additional","affiliation":[{"name":"Elmore School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2730678"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s11276-010-0252-4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2631644"},{"key":"ref4","first-page":"8:1","article-title":"Intermittent computing: Challenges and opportunities: Introduction","volume-title":"Proc. SNAPL","author":"Lucia"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2527713"},{"key":"ref6","first-page":"330","article-title":"QUICKRECALL: A low overhead HW\/SW approach for enabling computations across power cycles in TPCs","volume-title":"Proc. VLSID","author":"Jayakumar"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2884349"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2440738"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2334891"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2175943"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2616905"},{"key":"ref12","first-page":"10","article-title":"Ferroelectric transistor based NV flip-flop","volume-title":"Proc. ISLPED","author":"Wang"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2716338"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131606"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242443"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.8b13173"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2018.8442186"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2897960"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218653"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2912562"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2801302"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2767033"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.52"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2702741"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614496"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824948"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2177435"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2558149"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838402"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918288"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-60960-531-5.ch010"},{"volume-title":"OpenMPS430","year":"2018","key":"ref33"},{"volume-title":"Nangate 45nm OpenCell","year":"2018","key":"ref34"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2295026"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417918"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341281"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.1950386"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2371494"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH47378.2019.181302"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747910"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2902094"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2020.3012550"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776497"},{"key":"ref46","first-page":"1","article-title":"A 45 nm high performance bulk logic platform technology (CMOS6) using ultra high NA(1.07) immersion lithography with hybrid dual-damascene structure and porous low-k BEOL","volume-title":"IEDM Tech. Dig.","author":"Nii"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9739817\/09619761.pdf?arnumber=9619761","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T02:11:05Z","timestamp":1705025465000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9619761\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":45,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3125248","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2022,4]]}}}