{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T02:21:47Z","timestamp":1773886907231,"version":"3.50.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,1]]},"DOI":"10.1109\/tvlsi.2021.3126541","type":"journal-article","created":{"date-parts":[[2021,11,18]],"date-time":"2021-11-18T22:01:17Z","timestamp":1637272877000},"page":"60-67","source":"Crossref","is-referenced-by-count":11,"title":["Power Delivery Design, Signal Routing, and Performance of On-Chip Cobalt Interconnects in Advanced Technology Nodes"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1205-7402","authenticated-orcid":false,"given":"Nicholas A.","family":"Lanzillo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Albert","family":"Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prasad","family":"Bhosale","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Dechene","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"Full copper wiring in a sub-0.25 $\\mu\\text{m}$\n CMOSULSI technology","volume-title":"IEDM Tech. Dig.","author":"Edelstein"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2001.930001"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1116\/6.0000170"},{"key":"ref4","first-page":"1","article-title":"A 10 nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects","volume-title":"IEDM Tech. Dig.","author":"Auth"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2018.8430489"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353641"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2635583"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720528"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2821923"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-AMC.2017.7968977"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353597"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2018.8430472"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2949196"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998158"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-AMC.2016.7507673"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2800499"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297356"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203764"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2940869"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1017\/s0305004100019952"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1080\/00018735200101151"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1103\/physrevb.1.1382"},{"key":"ref23","volume-title":"Synopsys Sdevice Version O-2018.06","year":"2018"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1063\/1.3006438"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.4861876"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1116\/1.4943049"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2554561"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-AMC.2017.7968958"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.604081"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614546"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.3390\/electronics7100224"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-AMC.2016.7507636"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2018.8430294"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614541"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-AMC.2017.7968981"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2954301"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-AMC.2017.7968961"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265021"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2018.8430415"},{"key":"ref40","article-title":"Ruthenium recess for buried power rail integration","volume-title":"Proc. IEEE Int. Interconnect Technol. Conf.","author":"Gupta"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2019.8731234"},{"key":"ref42","first-page":"24","article-title":"Enabling sub-5 nm CMOS technology scaling thinner and taller!","volume-title":"IEDM Tech. Dig.","author":"Ryckaert"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2921209"},{"key":"ref44","first-page":"1","article-title":"Buried power rails and back-side power grids: ARM CPU power delivery network design beyond 5 nm","volume-title":"IEDM Tech. Dig.","author":"Prasad"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9686552\/09619766.pdf?arnumber=9619766","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T02:12:53Z","timestamp":1705025573000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9619766\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1]]},"references-count":44,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3126541","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1]]}}}