{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T16:12:57Z","timestamp":1772554377571,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Union\u2019s Horizon 2020 Research and Innovation Programme","doi-asserted-by":"publisher","award":["826647"],"award-info":[{"award-number":["826647"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,2]]},"DOI":"10.1109\/tvlsi.2021.3129107","type":"journal-article","created":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T15:37:04Z","timestamp":1638373024000},"page":"177-186","source":"Crossref","is-referenced-by-count":25,"title":["VLSI Design of Advanced-Features AES Cryptoprocessor in the Framework of the European Processor Initiative"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2538-5440","authenticated-orcid":false,"given":"Pietro","family":"Nannipieri","sequence":"first","affiliation":[{"name":"Department of Information Engineering, University of Pisa, Pisa, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5711-432X","authenticated-orcid":false,"given":"Stefano","family":"Di Matteo","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Pisa, Pisa, Italy"}]},{"given":"Luca","family":"Baldanzi","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Pisa, Pisa, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8504-8203","authenticated-orcid":false,"given":"Luca","family":"Crocetti","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Pisa, Pisa, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9599-2652","authenticated-orcid":false,"given":"Luca","family":"Zulberti","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Pisa, Pisa, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6724-4219","authenticated-orcid":false,"given":"Sergio","family":"Saponara","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Pisa, Pisa, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5426-4974","authenticated-orcid":false,"given":"Luca","family":"Fanucci","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Pisa, Pisa, Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2017.16"},{"key":"ref2","volume-title":"EPI Website","year":"2021"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964731"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103444"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/en14154676"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/app11083330"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/s20071869"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.6028\/nist.fips.197"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2997916"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3013415"},{"key":"ref11","article-title":"A high throughput\/gate AES hardware architecture by compressing encryption and decryption datapathsToward efficient CBC-mode implementation","volume-title":"Proc. 18th Int. Conf. Cryptograph. Hardw. Embedded Syst. (CHES)","author":"Ueno"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293948"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.2991\/aiie-15.2015.49"},{"key":"ref14","volume-title":"Get Started With K210: Hardware and Programming Environment","year":"2021"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC46988.2019.1570564307"},{"key":"ref16","volume-title":"SiFive Shield: An Open, Scalable Platform Architecture for Security","year":"2021"},{"key":"ref17","volume-title":"Using RISC-V as a Security Processor for Darpa Chips and Commercial IoT","year":"2021"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2021.105165"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i1.109-136"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-30530-7_16"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401539"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00041"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-20465-4_6"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.093"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.3045802"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2014.6872188"},{"key":"ref27","volume-title":"Security Requirements for Cryptographic Modules","year":"2001"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.14569\/IJACSA.2018.090354"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_4"},{"key":"ref30","volume-title":"NIST Special Pubblication 800-38A","author":"Dworkin","year":"2001"},{"key":"ref31","volume-title":"NIST Special Pubblication 800-38B","author":"Dworkin","year":"2005"},{"key":"ref32","volume-title":"NIST Special Pubblication 800-38C","author":"Dworkin","year":"2004"},{"key":"ref33","volume-title":"NIST Special Pubblication 800-38D","author":"Dworkin","year":"2007"},{"key":"ref34","volume-title":"NIST Special Pubblication 800-38E","author":"Dworkin","year":"2008"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref36","volume-title":"CRYPT-IP-120 AES Crypto, Rambus","year":"2021"},{"key":"ref37","volume-title":"AES Cryptographic IP, EnSilica","year":"2021"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108131"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001346"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS53253.2021.9505139"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3033928"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2999593"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2932337"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9705196\/09631958.pdf?arnumber=9631958","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,23]],"date-time":"2025-10-23T18:02:18Z","timestamp":1761242538000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9631958\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2]]},"references-count":43,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3129107","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,2]]}}}