{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,16]],"date-time":"2026-04-16T01:43:52Z","timestamp":1776303832120,"version":"3.50.1"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000266","name":"EPSRC, U.K.","doi-asserted-by":"publisher","award":["EP\/P010040\/1"],"award-info":[{"award-number":["EP\/P010040\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"EPSRC, U.K.","doi-asserted-by":"publisher","award":["EP\/S030069\/1"],"award-info":[{"award-number":["EP\/S030069\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"EPSRC, U.K.","doi-asserted-by":"publisher","award":["EP\/N031768\/1"],"award-info":[{"award-number":["EP\/N031768\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"EPSRC, U.K.","doi-asserted-by":"publisher","award":["EP\/L016796\/1"],"award-info":[{"award-number":["EP\/L016796\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"Intel","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Corerain"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,2]]},"DOI":"10.1109\/tvlsi.2021.3135353","type":"journal-article","created":{"date-parts":[[2021,12,30]],"date-time":"2021-12-30T00:00:40Z","timestamp":1640822440000},"page":"227-237","source":"Crossref","is-referenced-by-count":20,"title":["Recurrent Neural Networks With Column-Wise Matrix\u2013Vector Multiplication on FPGAs"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9263-6529","authenticated-orcid":false,"given":"Zhiqiang","family":"Que","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5701-7466","authenticated-orcid":false,"given":"Hiroki","family":"Nakahara","sequence":"additional","affiliation":[]},{"given":"Eriko","family":"Nurvitadhi","sequence":"additional","affiliation":[]},{"given":"Andrew","family":"Boutros","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2387-5611","authenticated-orcid":false,"given":"Hongxiang","family":"Fan","sequence":"additional","affiliation":[]},{"given":"Chenglong","family":"Zeng","sequence":"additional","affiliation":[]},{"given":"Jiuxi","family":"Meng","sequence":"additional","affiliation":[]},{"given":"Kuen Hung","family":"Tsoi","sequence":"additional","affiliation":[]},{"given":"Xinyu","family":"Niu","sequence":"additional","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1613\/jair.4992"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021745"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298878"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858394"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SmartCloud.2018.00009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00035"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref9","article-title":"Recurrent neural network regularization","author":"Zaremba","year":"2014","journal-title":"arXiv:1409.2329"},{"key":"ref10","article-title":"LSTM-sharp: An adaptable, energy-efficient hardware accelerator for long short-term memory","author":"Yazdani","year":"2019","journal-title":"arXiv:1911.01258"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00067"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00030"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00024"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00011"},{"key":"ref15","article-title":"Serving recurrent neural networks efficiently with a spatial accelerator","author":"Zhao","year":"2019","journal-title":"arXiv:1909.13654"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2016.7857151"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927210"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-020-01554-x"},{"key":"ref20","article-title":"Recurrent neural networks hardware implementation on FPGA","author":"Chang","year":"2015","journal-title":"arXiv:1511.05552"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.25"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-020-01549-8"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406561"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2920152"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401395"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406552"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2947639"},{"key":"ref28","article-title":"BRDS: An FPGA-based LSTM accelerator with row-balanced dual-ratio sparsification","author":"Ghasemzadeh","year":"2021","journal-title":"arXiv:2101.02667"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2020PAP0003"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218528"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218637"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174261"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2927375"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293898"},{"key":"ref35","first-page":"1","article-title":"E-LSTM: Efficient inference of sparse LSTM on embedded heterogeneous system","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Shi"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180869"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2717950"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174253"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00028"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2941921"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3469661"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00011"},{"key":"ref43","first-page":"1616","article-title":"Hardware accelerator for analytics of sparse data","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)","author":"Nurvitadhi"},{"key":"ref44","article-title":"Learning recurrent binary\/ternary weights","author":"Ardakani","year":"2018","journal-title":"arXiv:1809.11086"},{"key":"ref45","article-title":"Binarized neural networks for language modeling","author":"Zheng","year":"2016"},{"key":"ref46","volume-title":"Deep Learning With INT8 Optimization on Xilinx Devices","year":"2017"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00027"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00014"},{"key":"ref49","volume-title":"Intel Agilex Variable Precision DSP Blocks User Guide","year":"2020"},{"key":"ref50","article-title":"Deep speech: Scaling up end-to-end speech recognition","author":"Hannun","year":"2014","journal-title":"arXiv:1412.5567"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3499757"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9705196\/09664799.pdf?arnumber=9664799","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T21:54:37Z","timestamp":1705182877000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9664799\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2]]},"references-count":51,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3135353","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,2]]}}}