{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T14:05:16Z","timestamp":1770818716426,"version":"3.50.1"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62171313"],"award-info":[{"award-number":["62171313"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC Joint Foundation","doi-asserted-by":"publisher","award":["20200509"],"award-info":[{"award-number":["20200509"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ACHILLES Project","award":["PID2019-104207RB-I00"],"award-info":[{"award-number":["PID2019-104207RB-I00"]}]},{"name":"Go2Edge Network","award":["RED2018-102585-T"],"award-info":[{"award-number":["RED2018-102585-T"]}]},{"name":"Department of Research and Innovation of Madrid Regional Authority with the EMPATIA-CM Research Project","award":["Y2018\/TCS-5046"],"award-info":[{"award-number":["Y2018\/TCS-5046"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/tvlsi.2021.3138491","type":"journal-article","created":{"date-parts":[[2022,1,18]],"date-time":"2022-01-18T22:12:32Z","timestamp":1642543952000},"page":"291-302","source":"Crossref","is-referenced-by-count":27,"title":["Soft Error Tolerant Convolutional Neural Networks on FPGAs With Ensemble Learning"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9887-1418","authenticated-orcid":false,"given":"Zhen","family":"Gao","sequence":"first","affiliation":[]},{"given":"Han","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3582-5726","authenticated-orcid":false,"given":"Yi","family":"Yao","sequence":"additional","affiliation":[]},{"given":"Jiajun","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Shulin","family":"Zeng","sequence":"additional","affiliation":[]},{"given":"Guangjun","family":"Ge","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2931-8958","authenticated-orcid":false,"given":"Yu","family":"Wang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4770-4967","authenticated-orcid":false,"given":"Anees","family":"Ullah","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2540-5234","authenticated-orcid":false,"given":"Pedro","family":"Reviriego","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","volume-title":"Proc. Int. Conf. Learn. Represent.","author":"Simonyan"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2939726"},{"key":"ref6","volume-title":"Road Vehicles\u2014Functional Safety","year":"2011"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6715-2"},{"key":"ref8","first-page":"1","article-title":"Understanding error propagation in deep learning neural network (DNN) accelerators and applications","volume-title":"Proc. Int. Conf. High Perform. Comput., Netw., Storage Anal. (SC)","author":"Li"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-31069-5"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3046075"},{"key":"ref11","volume-title":"Triple module redundancy design techniques for virtex FPGAs","author":"Carmichael","year":"2006"},{"key":"ref12","first-page":"249","article-title":"Voter insertion algorithms for FPGA designs using triple modular redundancy","volume-title":"Proc. FPGA","author":"Jonathan"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2005.1559551"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.59860"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2742698"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT50435.2020.9250837"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2033381"},{"key":"ref18","first-page":"1","article-title":"Single-event upsets in SRAM FPGAs","volume-title":"Proc. Mil. Aerosp. Appl. Program. Devices Technol. Conf. (MAPLD)","author":"Caffrey"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CCWC.2018.8301749"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Asia.2016.7804818"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.32"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ATS47505.2019.000-8"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465834"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116571"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2017.7906770"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2884460"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2018.8347234"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.2983662"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2021.3050707"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2017.47"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000149"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3043449"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2981056"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2019.00-23"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3460288"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2915656"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2017.8110024"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS48895.2020.9073925"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2930577"},{"key":"ref40","volume-title":"Zynq DPU V3.2-Product Guide, PG338 (V3.2)","year":"2020"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1201\/b12207"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TMI.2016.2525803"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JBHI.2018.2879834"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/LSP.2017.2758862"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2766583"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2015.2477042"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TAFFC.2017.2753235"},{"key":"ref48","article-title":"Batch normalization: Accelerating deep network training by reducing internal covariate shift","volume-title":"Proc. ICML","author":"Ioffe"},{"key":"ref49","article-title":"Deeply-supervised nets","author":"Lee","year":"2014","journal-title":"arXiv:1409.5185"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2008.4526470"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2792445"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2812719"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9726527\/09684504.pdf?arnumber=9684504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T22:49:18Z","timestamp":1705186158000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9684504\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":52,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2021.3138491","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3]]}}}