{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T15:29:06Z","timestamp":1769268546190,"version":"3.49.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada through the Strategic Project Grant Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002914","name":"Faculty of Engineering and Computer Science at Concordia University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002914","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/tvlsi.2022.3140182","type":"journal-article","created":{"date-parts":[[2022,1,19]],"date-time":"2022-01-19T20:32:36Z","timestamp":1642624356000},"page":"539-543","source":"Crossref","is-referenced-by-count":2,"title":["A Receiver Front-End for VCSEL-Based Optical Links With 49 UI Turn-On Time"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1866-7845","authenticated-orcid":false,"given":"Abdullah","family":"Ibn Abbas","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0889-6633","authenticated-orcid":false,"given":"Glenn E. R.","family":"Cowan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2014.2370633"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2785956.2787472"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"ref5","first-page":"400","article-title":"A 25 Gb\/s burst-mode receiver for rapidly reconfigurable optical networks","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Rylyakov"},{"key":"ref6","first-page":"266","article-title":"A 56Gb\/s burst-mode NRZ optical receiver with 6.8 ns power-on and CDR-lock time for adaptive optical links in 14 nm FinFET CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Ozkaya"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1364\/JOCN.10.000065"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2470553"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2016.7510676"},{"key":"ref10","volume-title":"120 Gbps Pluggable\/Surface Mount 12 Channel Parallel Fiber Optic Engines","year":"2016"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008524"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674749"},{"key":"ref13","first-page":"418","article-title":"25 Gb\/s 3.6 pJ\/b and 15 Gb\/s 1.37 pJ\/b VCSEL-based optical links in 90 nm CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Proesel"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2553673"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/0471726400"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2978138"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9739817\/09686363.pdf?arnumber=9686363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T22:30:19Z","timestamp":1705185019000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9686363\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":16,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3140182","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4]]}}}