{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T19:32:18Z","timestamp":1772825538506,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100017530","name":"Major Scientific Research Project of Zhejiang Laboratory","doi-asserted-by":"publisher","award":["2019KC0AD02"],"award-info":[{"award-number":["2019KC0AD02"]}],"id":[{"id":"10.13039\/501100017530","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U19B2043"],"award-info":[{"award-number":["U19B2043"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2020AAA0109002"],"award-info":[{"award-number":["2020AAA0109002"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/tvlsi.2022.3140395","type":"journal-article","created":{"date-parts":[[2022,1,21]],"date-time":"2022-01-21T21:39:02Z","timestamp":1642801142000},"page":"379-391","source":"Crossref","is-referenced-by-count":10,"title":["An 8-Bit in Resistive Memory Computing Core With Regulated Passive Neuron and Bitline Weight Mapping"],"prefix":"10.1109","volume":"30","author":[{"given":"Yewei","family":"Zhang","sequence":"first","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3722-9979","authenticated-orcid":false,"given":"Kejie","family":"Huang","sequence":"additional","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3078-0178","authenticated-orcid":false,"given":"Rui","family":"Xiao","sequence":"additional","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9199-0799","authenticated-orcid":false,"given":"Bo","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Information Systems Technology and Design, Singapore University of Technology and Design, Singapore"}]},{"given":"Yanfeng","family":"Xu","sequence":"additional","affiliation":[{"name":"China Electronics Technology Group Corporation No.58 Research Institute, Wuxi, China"}]},{"given":"Jicong","family":"Fan","sequence":"additional","affiliation":[{"name":"China Electronics Technology Group Corporation No.58 Research Institute, Wuxi, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5431-609X","authenticated-orcid":false,"given":"Haibin","family":"Shen","sequence":"additional","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/GCCE46687.2019.9015421"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPACS48206.2019.8986357"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047135"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00058"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/INTMAG.2018.8508764"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062979"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702555"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2984161"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC47750.2019.9027656"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918287"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409625"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2418342"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2016.7738684"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2872455"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045671"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2730959"},{"key":"ref22","first-page":"388","article-title":"A 1 Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN based AI edge processors","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Xue"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951363"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2971642"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2282000"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-08939-2"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963005"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JMASS.2020.3034205"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/APCC47188.2019.9026483"},{"key":"ref33","first-page":"244","article-title":"15.4 A 22 nm 2 Mb ReRAM compute-in-memory macro with 121-28TOPS\/W for multibit MAC computing for tiny AI edge devices","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Xue"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref35","first-page":"404","article-title":"29.1 A 40 nm 64 Kb 56.67TOPS\/W read-disturb-tolerant compute-in-memory\/digital RRAM macro with active-feedback-based read and in-situ write verification","volume-title":"IEEE ISSCC Dig. Tech. Papers","volume":"64","author":"Yoon"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858419"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9739817\/09689064.pdf?arnumber=9689064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T22:52:46Z","timestamp":1705186366000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9689064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":37,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3140395","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4]]}}}