{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T09:06:33Z","timestamp":1773133593889,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/tvlsi.2022.3141326","type":"journal-article","created":{"date-parts":[[2022,2,16]],"date-time":"2022-02-16T20:35:48Z","timestamp":1645043748000},"page":"449-462","source":"Crossref","is-referenced-by-count":6,"title":["SoCCom: Automated Synthesis of System-on-Chip Architectures"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0050-8379","authenticated-orcid":false,"given":"Atul Prasad","family":"Deb Nath","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kshitij","family":"Raj","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6082-6961","authenticated-orcid":false,"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8671-5052","authenticated-orcid":false,"given":"Sandip","family":"Ray","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"OpenSPARC: An open platform for hardware reliability experimentation","volume-title":"Proc. 4th Workshop Silicon Errors Log.-Syst. Effects (SELSE)","author":"Parulkar"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482094"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339273"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293991"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435287"},{"key":"ref6","article-title":"The rocket chip generator","author":"Asanovic","year":"2016"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref9","first-page":"469","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"Proc. 42nd Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Li"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485964"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.74"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203781"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3071507"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref15","volume-title":"System-On-Chip Benchmarks","year":"2021"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372616"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898020"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2658544"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2977534"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586291"},{"key":"ref21","volume-title":"Scalable Validation of System-On-Chip Vulnerabilities Using Security Assertions","author":"Witharana","year":"2021"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.35"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"},{"key":"ref25","volume-title":"Mimi: Automatic Hardware Trojan Insertion in a Design","author":"Cruz","year":"2021"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1515\/itit-2018-0027"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FDL53530.2021.9568377"},{"key":"ref29","article-title":"Jaspergold formal verification platform","author":"Systems","year":"2021"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9739817\/09714864.pdf?arnumber=9714864","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:33:19Z","timestamp":1705534399000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9714864\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":29,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3141326","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4]]}}}