{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T10:42:36Z","timestamp":1784976156184,"version":"3.55.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission H2020 CONNECT Project","doi-asserted-by":"publisher","award":["688612"],"award-info":[{"award-number":["688612"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Marie Sk\u0142odowska-Curie Individual Fellowship","award":["894805"],"award-info":[{"award-number":["894805"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/tvlsi.2022.3146064","type":"journal-article","created":{"date-parts":[[2022,2,14]],"date-time":"2022-02-14T21:08:07Z","timestamp":1644872887000},"page":"440-448","source":"Crossref","is-referenced-by-count":13,"title":["Carbon Nanotube SRAM in 5-nm Technology Node Design, Optimization, and Performance Evaluation\u2014Part II: CNT Interconnect Optimization"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1205-0585","authenticated-orcid":false,"given":"Rongmei","family":"Chen","sequence":"first","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lin","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Beihang University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0595-8598","authenticated-orcid":false,"given":"Jie","family":"Liang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Shanghai University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2477-314X","authenticated-orcid":false,"given":"Yuanqing","family":"Cheng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Beihang University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Souhir","family":"Elloumi","sequence":"additional","affiliation":[{"name":"Department of Microelectronics, Laboratory of Computer Science, Robotics and Microelectronics of Montpellier (LIRMM), University of Montpellier, CNRS, Montpellier, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8322-1524","authenticated-orcid":false,"given":"Jaehyun","family":"Lee","sequence":"additional","affiliation":[{"name":"Synopsys, Ltd., Glasgow, U.K."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kangwei","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Beihang University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6473-2508","authenticated-orcid":false,"given":"Vihar P.","family":"Georgiev","sequence":"additional","affiliation":[{"name":"School of Engineering, University of Glasgow, Glasgow, U.K."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3628-3431","authenticated-orcid":false,"given":"Kai","family":"Ni","sequence":"additional","affiliation":[{"name":"Department of Microsystems, Rochester Institute of Technology, Rochester, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3825-5554","authenticated-orcid":false,"given":"Peter","family":"Debacker","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Asen","family":"Asenov","sequence":"additional","affiliation":[{"name":"School of Engineering, University of Glasgow, Glasgow, U.K."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8573-2910","authenticated-orcid":false,"given":"Aida","family":"Todri-Sanial","sequence":"additional","affiliation":[{"name":"Department of Microelectronics, Laboratory of Computer Science, Robotics and Microelectronics of Montpellier (LIRMM), University of Montpellier, CNRS, Montpellier, France"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/0470033371"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature22994"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776563"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-29746-0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2853550"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2360713"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.84"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.3284513"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1021\/nl0730965"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1126\/science.287.5453.622"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1021\/jp044741o"},{"key":"ref12","first-page":"17","article-title":"Record resistivity for in-situ grown horizontal carbon nanotubes interconnects","volume-title":"Proc. NSTI Nanotechnol. Conf. Expo (NSTI-Nanotech)","volume":"3","author":"Dijon"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268502"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2802320"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342144"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2868421"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2868424"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1126\/science.aac8006"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3146125"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref21","volume-title":"ASAP: Arizona State Predictive PDK, ASAP7: 7-nm Predictive PDK","author":"Clark","year":"2017"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2871841"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2457453"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.25103\/jestr.095.23"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2902031"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(84)90016-6"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/EVER.2015.7112940"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2020.3026609"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.04.008"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2014.2318017"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.220"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.922855"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2635583"},{"key":"ref34","first-page":"497","article-title":"Array in subsystems","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2010"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510682"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2712365"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050316"},{"key":"ref38","volume-title":"Multi-walled\/single-walled carbon nanotube (MWCNT\/SWCNT) interconnect lumped compact model considering defects, contact resistance and doping impact","author":"Chen","year":"2018"},{"key":"ref39","article-title":"On-chip wires: Scaling and efficiency","author":"Ho","year":"2003"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1038\/34139"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2901658"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614572"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9739817\/09714073.pdf?arnumber=9714073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T17:41:43Z","timestamp":1759772503000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9714073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":42,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3146064","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4]]}}}