{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T02:37:45Z","timestamp":1772159865531,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/tvlsi.2022.3146326","type":"journal-article","created":{"date-parts":[[2022,2,14]],"date-time":"2022-02-14T21:08:07Z","timestamp":1644872887000},"page":"615-624","source":"Crossref","is-referenced-by-count":13,"title":["A True Full-Duplex IO (TFD-IO) With Background SI Cancellation for High-Density Interfaces"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6576-1594","authenticated-orcid":false,"given":"Sandeep","family":"Goyal","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India"}]},{"given":"Ganpat","family":"Parulekar","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5988-9420","authenticated-orcid":false,"given":"Shalabh","family":"Gupta","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2705070"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2955389"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2771429"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2360697"},{"key":"ref30","author":"haykin","year":"2009","journal-title":"Communication Systems"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.15.0114.0306"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2418579"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2882606"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2971558"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2008.2001163"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075410"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2962359"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2956369"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912652"},{"key":"ref14","year":"2021","journal-title":"IEEE 802 3 Ethernet Working Group"},{"key":"ref15","first-page":"144","article-title":"A full-duplex 10 GBase-T transmitter hybrid with SFDR >65 dBc over 1 to 400 MHz in 40 nm CMOS","author":"chandra","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891719"},{"key":"ref17","first-page":"194","article-title":"An echo-cancelling front-end for 112 Gb\/s PAM-4 simultaneous bidirectional signaling in 14 nm CMOS","volume":"64","author":"farjadrad","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2950352"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2984567"},{"key":"ref28","author":"razavi","year":"2002","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487789"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS49266.2020.9294918"},{"key":"ref3","first-page":"1457","article-title":"The package bandwidth limitation of high speed broadband products","author":"wen","year":"2001","journal-title":"Proc IEEE ECTC"},{"key":"ref6","first-page":"182","article-title":"A pin-efficient 20.83 Gb\/s\/wire 0.94 pJ\/bit forwarded clock CNRZ-5-coded SerDes up to 12 mm for MCM packages in 28 nm CMOS","author":"shokrollahi","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","author":"nagrath","year":"1982","journal-title":"Control Systems Engineering"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2019.00106"},{"key":"ref8","author":"kehlet","year":"2021","journal-title":"Accelerating Innovation Through a Standard Chiplet Interface The Advanced Interface Bus"},{"key":"ref7","author":"green","year":"2021","journal-title":"Common Heterogeneous Integration and Intellectual Property (IP) Reuse Strategies (CHIPS)"},{"key":"ref2","first-page":"1","article-title":"AMD’s next generation GPU and high bandwidth memory architecture: FURY","author":"macri","year":"2015","journal-title":"Proc IEEE Hot Chips"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/15.709426"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2009.5158087"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"304","DOI":"10.1109\/TCSII.2014.2312804","article-title":"A four-channel 32-Gb\/s transceiver with current-recycling output driver and on-chip AC coupling in 65-nm CMOS process","volume":"61","author":"kim","year":"2014","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818569"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835837"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063081"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912547"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062925"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2697410"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2019.00021"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365840"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.799856"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9761844\/09714074.pdf?arnumber=9714074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,30]],"date-time":"2022-05-30T18:11:20Z","timestamp":1653934280000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9714074\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":43,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3146326","relation":{"has-preprint":[{"id-type":"doi","id":"10.36227\/techrxiv.14635755","asserted-by":"object"},{"id-type":"doi","id":"10.36227\/techrxiv.16438071","asserted-by":"object"},{"id-type":"doi","id":"10.36227\/techrxiv.16438071.v1","asserted-by":"object"},{"id-type":"doi","id":"10.36227\/techrxiv.14635755.v1","asserted-by":"object"}]},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}