{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,11]],"date-time":"2026-01-11T01:16:23Z","timestamp":1768094183806,"version":"3.49.0"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100010023","name":"Natural Science Foundation of the Jiangsu Higher Education Institutions of China","doi-asserted-by":"publisher","award":["21KJB510012"],"award-info":[{"award-number":["21KJB510012"]}],"id":[{"id":"10.13039\/501100010023","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012221","name":"Scientific Research Foundation for the High-Level Talents of Jinling Institute of Technology","doi-asserted-by":"publisher","award":["jit-b-201907"],"award-info":[{"award-number":["jit-b-201907"]}],"id":[{"id":"10.13039\/501100012221","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012221","name":"Scientific Research Incubation Foundation of Jinling Institute of Technology","doi-asserted-by":"publisher","award":["jit-fhxm-2007"],"award-info":[{"award-number":["jit-fhxm-2007"]}],"id":[{"id":"10.13039\/501100012221","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/tvlsi.2022.3147946","type":"journal-article","created":{"date-parts":[[2022,2,15]],"date-time":"2022-02-15T02:08:07Z","timestamp":1644890887000},"page":"544-548","source":"Crossref","is-referenced-by-count":10,"title":["High-Throughput Low-Latency Pipelined Divider for Single-Precision Floating-Point Numbers"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2282-1574","authenticated-orcid":false,"given":"Fei","family":"Lyu","sequence":"first","affiliation":[{"name":"School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Xia","sequence":"additional","affiliation":[{"name":"School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuheng","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanxu","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4450-066X","authenticated-orcid":false,"given":"Yuanyong","family":"Luo","sequence":"additional","affiliation":[{"name":"Department of Turing Architecture Design, Linx Laboratory, HiSilicon, Huawei Corporation, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.121"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3065063"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.37936\/ecti-cit.201371.54356"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/12.827850"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2015.66"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3081572"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/12.863046"},{"key":"ref8","article-title":"Fast multiplication: Algorithms and implementation","author":"Bewick","year":"1994"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2032289"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2009.03.004"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9739817\/09714069.pdf?arnumber=9714069","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T22:54:02Z","timestamp":1705532042000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9714069\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":10,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3147946","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4]]}}}