{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T15:15:30Z","timestamp":1767971730033,"version":"3.49.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/tvlsi.2022.3149589","type":"journal-article","created":{"date-parts":[[2022,2,21]],"date-time":"2022-02-21T22:03:42Z","timestamp":1645481022000},"page":"661-665","source":"Crossref","is-referenced-by-count":15,"title":["84%-Efficiency Fully Integrated Voltage Regulator for Computing Systems Enabled by 2.5-D High-Density MIM Capacitor"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7404-3156","authenticated-orcid":false,"given":"Hesheng","family":"Lin","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Velenis","sequence":"additional","affiliation":[{"name":"IMEC, Heverlee, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip","family":"Nolmans","sequence":"additional","affiliation":[{"name":"IMEC, Heverlee, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2468-8933","authenticated-orcid":false,"given":"Xiao","family":"Sun","sequence":"additional","affiliation":[{"name":"IMEC, Heverlee, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3861-0168","authenticated-orcid":false,"given":"Rudy","family":"Lauwereins","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4975-6672","authenticated-orcid":false,"given":"Geert","family":"Van der Plas","sequence":"additional","affiliation":[{"name":"IMEC, Heverlee, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Beyne","sequence":"additional","affiliation":[{"name":"IMEC, Heverlee, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268306"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159054"},{"key":"ref4","first-page":"46","article-title":"A 220 GOPS 96-core processor with 6 chiplets 3D-stacked on an active interposer offering 0.6 ns\/mm latency, 3 Tb\/s\/mm\u00b2 inter-chiplet interconnects and 156 mW\/mm\u00b2@82%-peak-efficiency DC\u2013DC converters","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Vivet"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2530745"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2505665"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265045"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2016.7970024"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2954301"},{"key":"ref10","first-page":"1","article-title":"91.5%-efficiency fully integrated voltage regulator with 86 fF\/\u03bcm\u00b2-high-density 2.5D MIM capacitor","volume-title":"Proc. Symp. VLSI Technol.","author":"Lin"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047119"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2015.7334619"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993498"},{"key":"ref14","first-page":"2.7.1","article-title":"High-performance (EOT < 0.4nm, Jg 10\u207b\u2077 A\/cm\u00b2) ALD-deposited RuSrTiO\u2083 stack for next generations DRAM pillar capacitor","volume-title":"IEDM Tech. Dig.","author":"Popovici"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9761844\/09718044.pdf?arnumber=9718044","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:27:18Z","timestamp":1705534038000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9718044\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":14,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3149589","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}