{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:59:46Z","timestamp":1771700386798,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62074005"],"award-info":[{"award-number":["62074005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010877","name":"Shenzhen Municipal Scientific Program","doi-asserted-by":"publisher","award":["JCYJ20200109140601691"],"award-info":[{"award-number":["JCYJ20200109140601691"]}],"id":[{"id":"10.13039\/501100010877","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/tvlsi.2022.3151500","type":"journal-article","created":{"date-parts":[[2022,3,2]],"date-time":"2022-03-02T20:38:18Z","timestamp":1646253498000},"page":"676-680","source":"Crossref","is-referenced-by-count":9,"title":["An Ultralow-Power 65-nm Standard Cell Library for Near\/Subthreshold Digital Circuits"],"prefix":"10.1109","volume":"30","author":[{"given":"Yuting","family":"Chen","sequence":"first","affiliation":[{"name":"School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"}]},{"given":"Yuxuan","family":"Nie","sequence":"additional","affiliation":[{"name":"School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2815-6168","authenticated-orcid":false,"given":"Hailong","family":"Jiao","sequence":"additional","affiliation":[{"name":"School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062968"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2693241"},{"key":"ref12","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits—A Design Perspective"},{"key":"ref13","year":"2019","journal-title":"AES-128"},{"key":"ref14","first-page":"144","article-title":"An 80 nW retention 11.7 pJ\/cycle active subthreshold ARM Cortex-M0+ subsystem in 65 nm CMOS for WSN applications","author":"myers","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2342932"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169155"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2999593"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822691"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3018382"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2019.8790931"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190674"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"821","DOI":"10.1109\/TVLSI.2007.899239","article-title":"Utilizing reverse short-channel effect for optimal subthreshold circuit design","volume":"15","author":"kim","year":"2007","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2388783"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2758793"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2547946"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228533"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9761844\/09725243.pdf?arnumber=9725243","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,30]],"date-time":"2022-05-30T22:11:41Z","timestamp":1653948701000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9725243\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":19,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3151500","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}