{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T18:57:51Z","timestamp":1772823471781,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2018YFA0701500"],"award-info":[{"award-number":["2018YFA0701500"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/tvlsi.2022.3151788","type":"journal-article","created":{"date-parts":[[2022,9,26]],"date-time":"2022-09-26T20:43:10Z","timestamp":1664224990000},"page":"1587-1600","source":"Crossref","is-referenced-by-count":26,"title":["An Efficient CNN Accelerator Using Inter-Frame Data Reuse of Videos on FPGAs"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5704-5769","authenticated-orcid":false,"given":"Shengzhao","family":"Li","sequence":"first","affiliation":[{"name":"Department of Micro\/Nano Electronics, School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6559-5207","authenticated-orcid":false,"given":"Qin","family":"Wang","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Science and Technology on Micro\/Nano Fabrication, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5521-6197","authenticated-orcid":false,"given":"Jianfei","family":"Jiang","sequence":"additional","affiliation":[{"name":"Department of Micro\/Nano Electronics, School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7831-526X","authenticated-orcid":false,"given":"Weiguang","family":"Sheng","sequence":"additional","affiliation":[{"name":"Department of Micro\/Nano Electronics, School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8417-5796","authenticated-orcid":false,"given":"Naifeng","family":"Jing","sequence":"additional","affiliation":[{"name":"Department of Micro\/Nano Electronics, School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[{"name":"Department of Micro\/Nano Electronics, School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","first-page":"134","article-title":"7.1 A 3.4-to-13.3TOPS\/W 3.6TOPS dual-core deep-learning accelerator for versatile AI applications in 7 nm 5G smartphone SoC","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Lin"},{"key":"ref2","first-page":"136","article-title":"7.2 A 12 nm programmable convolution-efficient neural-processing-unit chip achieving 825TOPS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Jiao"},{"key":"ref3","first-page":"230","article-title":"14.1 A 510 nW 0.41 V low-memory low-computation keyword-spotting chip using serial FFT-based MFCC and binarized depthwise separable convolutional neural network in 28 nm CMOS","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Shan"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162949"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715055"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2018.2888898"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00013"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3004198"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/UEMCON47517.2019.8992929"},{"key":"ref10","first-page":"232","article-title":"14.2 A 65 nm 24.7 \u03bcJ\/frame 12.3 mW activation-similarity-aware convolutional neural network video processor using hybrid precision, inter-frame data reuse and mixed-bit-width difference-frame data codec","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Yuan"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00016"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00051"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218743"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3002779"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICET49382.2020.9119500"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPBDIS49115.2020.9130576"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2905242"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180843"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401577"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3120629"},{"key":"ref21","article-title":"Sigma delta quantized networks","volume-title":"arXiv:1611.02024","author":"O\u2019Connor","year":"2016"},{"key":"ref22","first-page":"2584","article-title":"Delta networks for optimized recurrent network computation","volume-title":"Proc. 34th Int. Conf. Mach. Learn. (ICML)","author":"Neil"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.435"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012323"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2961602"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/19.492748"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2016.40"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218571"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9925603\/09903399.pdf?arnumber=9903399","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T03:11:14Z","timestamp":1706065874000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9903399\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":29,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3151788","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11]]}}}