{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:40Z","timestamp":1740133300315,"version":"3.37.3"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100008997","name":"Doctoral Fellowships from the University of Victoria","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008997","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["36401","04787"],"award-info":[{"award-number":["36401","04787"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/tvlsi.2022.3151896","type":"journal-article","created":{"date-parts":[[2022,3,2]],"date-time":"2022-03-02T20:38:18Z","timestamp":1646253498000},"page":"826-839","source":"Crossref","is-referenced-by-count":1,"title":["A Fully Pipelined FPGA Architecture for Multiscale BRISK Descriptors With a Novel Hardware-Aware Sampling Pattern"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0489-3825","authenticated-orcid":false,"given":"Sina","family":"Ghaffari","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Victoria, Victoria, BC, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6981-780X","authenticated-orcid":false,"given":"David W.","family":"Capson","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Victoria, Victoria, BC, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7950-1577","authenticated-orcid":false,"given":"Kin Fun","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Victoria, Victoria, BC, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1023\/B:VISI.0000029664.99615.94"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/11744023_32"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2005.177"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2011.222"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2012.6247715"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2011.6126542"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2011.6126544"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2989267"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15552-9_14"},{"key":"ref10","first-page":"1","article-title":"ESLAM: An energy-efficient accelerator for real-time ORB-SLAM on FPGA platform","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Liu"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2945982"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.compbiomed.2015.11.006"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RADAR.2019.8835804"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10462-018-9636-0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.cviu.2015.07.007"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2013.6738753"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s10846-017-0762-8"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-88693-8_8"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2005.104"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2019.2915233"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3052502"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2016.2615521"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280137"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s00138-017-0851-5"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00024"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280159"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00028"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.amc.2015.02.029"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2881105"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577310"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-017-0693-4"},{"volume-title":"KCU105 Board User Guide (v1.10) (UG917)","year":"2019","key":"ref32"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-021-01089-9"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.3390\/s18041014"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-005-3848-x"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9775758\/09725246.pdf?arnumber=9725246","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:45:39Z","timestamp":1705535139000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9725246\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":35,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3151896","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}