{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T15:50:17Z","timestamp":1769269817440,"version":"3.49.0"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004489","name":"Mitacs Accelerate Program from Mitacs Inc.","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004489","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"Canada\u2019s National Science and Engineer Research Council (NSERC) Discovery Grant RGPIN","doi-asserted-by":"publisher","award":["05370"],"award-info":[{"award-number":["05370"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"name":"\u201cEnabling High Speed Communication between Autonomous Underwater Vehicles,\u201d"},{"name":"Canada Microsystems Corporation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/tvlsi.2022.3155052","type":"journal-article","created":{"date-parts":[[2022,3,10]],"date-time":"2022-03-10T20:28:44Z","timestamp":1646944124000},"page":"744-754","source":"Crossref","is-referenced-by-count":8,"title":["A 4th-Order 4-Bit Continuous-Time \u0394\u03a3 ADC Based on Active\u2013Passive Integrators With a Resistance Feedback DAC"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4467-1979","authenticated-orcid":false,"given":"Ningcheng","family":"Gaoding","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Dalhousie University, Halifax, NS, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1473-588X","authenticated-orcid":false,"given":"Jean-Francois","family":"Bousquet","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Dalhousie University, Halifax, NS, Canada"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544358"},{"key":"ref2","volume-title":"Continuous-Time Sigma-Delta A\/D Conversion","author":"Ortmanns","year":"2005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908526"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2016.7792902"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS49341.2020.9159836"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/OCEANS.2018.8604729"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184686"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3114672"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/9781119258308"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2651055"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914263"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042244"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2540811"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2913013"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2591826"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2855649"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571910"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2944272"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914258"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2852326"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3010985"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118462"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2762325"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2345023"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836248"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2633002"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2882746"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2017.8368776"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2016.7841240"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2841058"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2000.911478"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-28473-7_5"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2434100"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217871"},{"key":"ref35","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2000"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2542200"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2571671"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2704164"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357089"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2580712"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3044075"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9775758\/09732903.pdf?arnumber=9732903","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:33:09Z","timestamp":1705534389000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9732903\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":41,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3155052","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}