{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:41Z","timestamp":1740133301048,"version":"3.37.3"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000005","name":"DoD","doi-asserted-by":"publisher","award":["W911NF2110210"],"award-info":[{"award-number":["W911NF2110210"]}],"id":[{"id":"10.13039\/100000005","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010075","name":"California State University Fresno through Startup Funds","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100010075","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/tvlsi.2022.3155611","type":"journal-article","created":{"date-parts":[[2022,3,10]],"date-time":"2022-03-10T20:28:44Z","timestamp":1646944124000},"page":"589-602","source":"Crossref","is-referenced-by-count":4,"title":["Input-Latency Free Versatile Bit-Serial GF(2<sup>\n                     <i>m<\/i>\n                  <\/sup>) Polynomial Basis Multiplication"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3452-5281","authenticated-orcid":false,"given":"Hayssam","family":"El-Razouk","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, California State University, Fresno, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"Announcing the Advanced Encryption Standard (AES)","year":"2001","key":"ref1"},{"article-title":"The WG stream cipher","year":"2005","author":"Gong","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2346207"},{"volume-title":"Lightweight stream cipher cryptosystems","year":"2015","author":"Gong","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2854757"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.17487\/rfc5510"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2016.2600417"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2963827"},{"key":"ref9","article-title":"WAGE: An authenticated cipher","volume-title":"Submission to the NIST Lightweight Cryptography Standardization Process (Announced as Round 2 Candidate on August 30, 2019)","author":"Aagaard","year":"2019"},{"volume-title":"Digital Signature Standard (DSS)","year":"2013","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.SP.800-56Ar3"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.6028\/nist.fips.186-4"},{"volume-title":"Cryptography and Network Security: Principles and Practice","year":"2016","author":"Stallings","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2014.6949943"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2015.07.006"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2866248"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2003.1197615"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168914"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2012.03.001"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2004.94612"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2481408"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3023131"},{"volume-title":"Hardware Implementation of Finite-Field Arithmetic","year":"2009","author":"Deschamps","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1017695"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-51083-4_67"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.1986.1146305"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/49.17708"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/ip-e.1992.0036"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_19"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.07.003"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2089553"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463517"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2015.11"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.165"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/12.769434"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/12.859542"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.47"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2456023"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2980259"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/12.35833"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2859941"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3063304"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1017\/cbo9781139172769"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1016\/0890-5401(88)90024-7"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1155\/S111086570220414X"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.22"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.10"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.17487\/RFC8422"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/92\/9761844\/9732675-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9761844\/09732675.pdf?arnumber=9732675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:55:17Z","timestamp":1705535717000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9732675\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":48,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3155611","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}