{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,13]],"date-time":"2026-10-13T17:43:06Z","timestamp":1791913386824,"version":"4.3.4"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/tvlsi.2022.3162893","type":"journal-article","created":{"date-parts":[[2022,4,11]],"date-time":"2022-04-11T20:43:30Z","timestamp":1649709810000},"page":"720-731","source":"Crossref","is-referenced-by-count":11,"title":["A 25\u201330-GHz RMS Error-Minimized 360\u00b0 Continuous Analog Phase Shifter Using Closed-Loop Self-Tuning I\/Q Generator"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4691-7792","authenticated-orcid":false,"given":"Naina","family":"Singhal","sequence":"first","affiliation":[{"name":"Department of Engineering, Center for Research in Analog and VLSI Microsystem Design (CRAVE), Massey University at Auckland, Auckland, New Zealand"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0428-3311","authenticated-orcid":false,"given":"S. M. Rezaul","family":"Hasan","sequence":"additional","affiliation":[{"name":"Department of Engineering, Center for Research in Analog and VLSI Microsystem Design (CRAVE), Massey University at Auckland, Auckland, New Zealand"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2018.1600727"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/GCCE46687.2019.9015258"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2839709"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2469158"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3046523"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RWS50353.2021.9360395"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RFIT49453.2020.9226241"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907225"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2013.2264940"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2251946"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT49897.2020.9278331"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2177856"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/6GSUMMIT49458.2020.9083742"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EIConRus49466.2020.9039024"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2018.2837885"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3038068"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2015.2496187"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2019.8701808"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2020.2991738"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC49505.2020.9218318"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2146267"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2012.2189227"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9775758\/09755022.pdf?arnumber=9755022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T21:31:39Z","timestamp":1705959099000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9755022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":22,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3162893","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}