{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T17:53:50Z","timestamp":1775066030117,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62074101"],"award-info":[{"award-number":["62074101"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62150710549"],"award-info":[{"award-number":["62150710549"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003399","name":"Shanghai Science and Technology Commission Funding","doi-asserted-by":"publisher","award":["19511131200"],"award-info":[{"award-number":["19511131200"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003399","name":"Shanghai Science and Technology Commission Funding","doi-asserted-by":"publisher","award":["20ZR1435800"],"award-info":[{"award-number":["20ZR1435800"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/tvlsi.2022.3164756","type":"journal-article","created":{"date-parts":[[2022,4,20]],"date-time":"2022-04-20T19:34:38Z","timestamp":1650483278000},"page":"769-780","source":"Crossref","is-referenced-by-count":58,"title":["A Reliable 8T SRAM for High-Speed Searching and Logic-in-Memory Operations"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1030-7455","authenticated-orcid":false,"given":"Jian","family":"Chen","sequence":"first","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2933-750X","authenticated-orcid":false,"given":"Wenfeng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Binghamton University SUNY, Binghamton, NY, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4850-5126","authenticated-orcid":false,"given":"Yuqi","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0357-4507","authenticated-orcid":false,"given":"Yuhao","family":"Shu","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6014-6453","authenticated-orcid":false,"given":"Weixiong","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4244-5916","authenticated-orcid":false,"given":"Yajun","family":"Ha","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref4","first-page":"288","article-title":"DRISA: A dram-based reconfigurable in-situ accelerator","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Li"},{"key":"ref5","first-page":"494","article-title":"A 65 nm 1 Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Chen"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3028848"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2882194"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2928043"},{"key":"ref10","first-page":"496","article-title":"A 65 nm 4 Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 Ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Khwa"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2929245"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2981901"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref18","first-page":"246","article-title":"15.5 A 28 nm 64 Kb 6T SRAM computing-in-memory macro with 8b MAC operation for AI edge chips","volume-title":"IEEE ISSCC Dig. Tech. Papers","author":"Si"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3034117"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2984161"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075883"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2515510"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776309"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2976099"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218567"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3054972"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061260"},{"key":"ref28","first-page":"1","article-title":"A fast, reliable and wide-voltage-range in-memory computing architecture","volume-title":"Proc. 56th ACM\/IEEE Annu. Design Autom. Conf. (DAC)","author":"Simon"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3005783"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2747151"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220671"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239320"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9775758\/09760704.pdf?arnumber=9760704","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T21:14:07Z","timestamp":1705958047000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9760704\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":36,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3164756","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}