{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:46:50Z","timestamp":1781837210907,"version":"3.54.5"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"Software and Hardware Foundations Program of the U.S. National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/tvlsi.2022.3165510","type":"journal-article","created":{"date-parts":[[2022,4,21]],"date-time":"2022-04-21T19:37:13Z","timestamp":1650569833000},"page":"844-848","source":"Crossref","is-referenced-by-count":14,"title":["Posit Process Element for Using in Energy-Efficient DNN Accelerators"],"prefix":"10.1109","volume":"30","author":[{"given":"Mohamadreza","family":"Zolfagharinejad","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7098-6440","authenticated-orcid":false,"given":"Mehdi","family":"Kamal","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8614-2007","authenticated-orcid":false,"given":"Ali","family":"Afzali-Khusha","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2677-7307","authenticated-orcid":false,"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2020.2992393"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3229556.3229562"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00020"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3309551"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3316279.3316282"},{"key":"ref7","article-title":"Shifted and squeezed 8-bit floating point format for low-precision training of deep neural networks","volume-title":"Proc. Int. Conf. Learn. Represent. (ICLR)","author":"Cambier"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.14529\/jsfi170206"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2008.4610935"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.126"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC46988.2019.1570558530"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2980531"},{"key":"ref13","volume-title":"NanGate 45 nm Open Cell Library","year":"2020"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref15","article-title":"Integer quantization for deep learning inference: Principles and empirical evaluation","author":"Wu","year":"2020","journal-title":"arXiv:2004.09602"},{"key":"ref16","article-title":"Cheetah: Mixed low-precision hardware & software co-design framework for DNNs on the edge","author":"Langroudi","year":"2019","journal-title":"arXiv:1908.02386"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/date.2019.8715262"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9775758\/09761139.pdf?arnumber=9761139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T01:30:09Z","timestamp":1706059809000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9761139\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":17,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3165510","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}