{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T22:10:36Z","timestamp":1775686236842,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006115","name":"Institute for Research in Fundamental Sciences","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006115","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003968","name":"Iran National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003968","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/tvlsi.2022.3167449","type":"journal-article","created":{"date-parts":[[2022,4,28]],"date-time":"2022-04-28T19:56:46Z","timestamp":1651175806000},"page":"860-868","source":"Crossref","is-referenced-by-count":14,"title":["RASHT: A Partially Reconfigurable Architecture for Efficient Implementation of CNNs"],"prefix":"10.1109","volume":"30","author":[{"given":"Paria","family":"Darbani","sequence":"first","affiliation":[{"name":"School of Computer Engineering, Iran University of Science and Technology, Tehran, Iran"}]},{"given":"Nezam","family":"Rohbani","sequence":"additional","affiliation":[{"name":"School of Computer Science, Institute for Research in Fundamental Sciences (IPM), Tehran, Iran"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8420-6545","authenticated-orcid":false,"given":"Hakem","family":"Beitollahi","sequence":"additional","affiliation":[{"name":"School of Computer Engineering, Iran University of Science and Technology, Tehran, Iran"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3293-8274","authenticated-orcid":false,"given":"Pejman","family":"Lotfi-Kamran","sequence":"additional","affiliation":[{"name":"School of Computer Science, Institute for Research in Fundamental Sciences (IPM), Tehran, Iran"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00021"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2018.8573527"},{"key":"ref3","first-page":"304","article-title":"Laconic deep learning inference acceleration","volume-title":"Proc. 46th Int. Symp. Comput. Archit.","author":"Sharify"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173176"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3313231.3352376"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875671"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358295"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.2200\/s01004ed1v01y202004cac050"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783722"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287638"},{"key":"ref14","first-page":"1607","article-title":"Approximated Oracle filter pruning for destructive CNN width optimization","volume-title":"Proc. Int. Conf. Mach. Learn.","author":"Ding"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00015"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2021.3098483"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref19","first-page":"382","article-title":"Bit-pragmatic deep neural network computing","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Albericio"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00034"},{"key":"ref21","article-title":"ZynqNet: An FPGA-accelerated embedded convolutional neural network","author":"Gschwend","year":"2020","journal-title":"arXiv:2005.06892"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00011"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3048624"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335571"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358302"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00061"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358252"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2996864"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICICT46931.2019.8977638"},{"key":"ref32","volume-title":"DNNSim","year":"2020"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref34","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan","year":"2014","journal-title":"arXiv:1409.1556"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00716"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00050"},{"key":"ref38","article-title":"DPRed: Making typical activation and weight values matter in deep learning computing","author":"Delmas","year":"2018","journal-title":"arXiv:1804.06732"},{"key":"ref39","article-title":"Dynamic stripes: Exploiting the dynamic precision requirements of activation values in neural networks","author":"Delmas","year":"2017","journal-title":"arXiv:1706.00504"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9809833\/09764895.pdf?arnumber=9764895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T21:58:21Z","timestamp":1705960701000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9764895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":39,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3167449","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}