{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T19:51:07Z","timestamp":1776282667425,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001843","name":"Science and Engineering Research Board (SERB), Department of Science and Technology, Government of India","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001843","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005416","name":"Research Council of Norway","doi-asserted-by":"publisher","award":["SRG\/2020\/000858"],"award-info":[{"award-number":["SRG\/2020\/000858"]}],"id":[{"id":"10.13039\/501100005416","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005416","name":"Research Council of Norway","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100005416","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/tvlsi.2022.3169010","type":"journal-article","created":{"date-parts":[[2022,5,4]],"date-time":"2022-05-04T19:59:27Z","timestamp":1651694367000},"page":"893-904","source":"Crossref","is-referenced-by-count":8,"title":["Novel VLSI Architecture for Fractional-Order Correntropy Adaptive Filtering Algorithm"],"prefix":"10.1109","volume":"30","author":[{"given":"Daney","family":"Alex","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, IIT Palakkad, Kozhippara, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2171-9623","authenticated-orcid":false,"given":"Vinay Chakravarthi","family":"Gogineni","sequence":"additional","affiliation":[{"name":"Department of Electronic Systems, Norwegian University of Science and Technology (NTNU), Trondheim, Norway"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5092-0524","authenticated-orcid":false,"given":"Subrahmanyam","family":"Mula","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, IIT Palakkad, Kozhippara, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0148-4724","authenticated-orcid":false,"given":"Stefan","family":"Werner","sequence":"additional","affiliation":[{"name":"Department of Electronic Systems, Norwegian University of Science and Technology (NTNU), Trondheim, Norway"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/9780470374122"},{"key":"ref2","volume-title":"Linear Estimation","author":"Kailath","year":"2000"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HOST.1997.613559"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/29.17553"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2010.05.090069"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/B978-044450896-6.50005-4"},{"key":"ref7","first-page":"297","article-title":"Why using the alpha-stable distribution in NeuroImage?","volume-title":"Proc. 11th Int. Conf. Signal Process. Multimedia Appl.","author":"Salas-Gonzalez"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/78.875458"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LSP.2020.3029702"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2009.5178823"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2931409"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2977608"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2007.896065"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2016.2539127"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2671339"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2995357"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.2478\/s11534-013-0256-7"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3023023"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.851731"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2892383"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.dsp.2018.04.011"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICFCC.2010.5497494"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IMCCC.2016.80"},{"key":"ref24","volume-title":"VLSI Digital Signal Processing Systems: Design and Implementation","author":"Parhi","year":"2007"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-8859-3"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1995.480503"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LSP.2018.2862639"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2019.8682736"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2702171"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219391"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2005.4633436"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2014.7004740"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2284173"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/82.700929"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9809833\/09768193.pdf?arnumber=9768193","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T21:57:30Z","timestamp":1705960650000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9768193\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":34,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3169010","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}