{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T17:37:53Z","timestamp":1774028273529,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Korea Government","doi-asserted-by":"publisher","award":["2021M3H2A1038042"],"award-info":[{"award-number":["2021M3H2A1038042"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung Electronics under Grant NTU","doi-asserted-by":"publisher","award":["REF 2019-1528"],"award-info":[{"award-number":["REF 2019-1528"]}],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Chung-Ang University Graduate Research Scholarship in 2021"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/tvlsi.2022.3169636","type":"journal-article","created":{"date-parts":[[2022,5,17]],"date-time":"2022-05-17T19:47:33Z","timestamp":1652816853000},"page":"915-925","source":"Crossref","is-referenced-by-count":10,"title":["A 3.2-GHz 178-fs<sub>rms<\/sub> Jitter Subsampling PLL\/DLL-Based Injection-Locked Clock Multiplier"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9394-8789","authenticated-orcid":false,"given":"Dong-Hyun","family":"Yoon","sequence":"first","affiliation":[{"name":"School of Electrical and Electronics Engineering, Chung-Ang University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8833-5184","authenticated-orcid":false,"given":"Dong-Kyu","family":"Jung","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronics Engineering, Chung-Ang University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7735-5956","authenticated-orcid":false,"given":"Kiho","family":"Seong","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronics Engineering, Chung-Ang University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0287-4011","authenticated-orcid":false,"given":"Jae-Soub","family":"Han","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronics Engineering, Chung-Ang University, Seoul, South Korea"}]},{"given":"Keun-Yong","family":"Chung","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronics Engineering, Chung-Ang University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7630-6725","authenticated-orcid":false,"given":"Ju-Eon","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1779-1799","authenticated-orcid":false,"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0046-3211","authenticated-orcid":false,"given":"Kwang-Hyun","family":"Baek","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronics Engineering, Chung-Ang University, Seoul, South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079430"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2368126"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062975"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2598768"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2784319"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref8","first-page":"C194","article-title":"A 12 GHz 210 fs 6 mW digital PLL with sub-sampling binary phase detector and voltage-time modulated DCO","volume-title":"Proc. Symp. VLSI Circuits","author":"Ru"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2546304"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2359719"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2539344"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2791486"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662532"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3131219"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC53895.2021.9634762"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2370191"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2574804"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2799195"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005806"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2904884"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.841507"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746232"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870477"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3094934"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.3390\/s21206824"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889690"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3008298"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959513"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9809833\/09776581.pdf?arnumber=9776581","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T23:03:45Z","timestamp":1705964625000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9776581\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":32,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3169636","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7]]}}}