{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T18:25:47Z","timestamp":1744223147280,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004368","name":"Taiwan Semiconductor Manufacturing Company","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004368","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["110-2634-F-009-017","109-2639-E-009-001","110-2221-E-A49-148-MY3","110-2622-8-009-018-SB"],"award-info":[{"award-number":["110-2634-F-009-017","109-2639-E-009-001","110-2221-E-A49-148-MY3","110-2622-8-009-018-SB"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1109\/tvlsi.2022.3172685","type":"journal-article","created":{"date-parts":[[2022,5,13]],"date-time":"2022-05-13T19:32:03Z","timestamp":1652470323000},"page":"1184-1192","source":"Crossref","is-referenced-by-count":4,"title":["A 14 <i>\u03bc<\/i>J\/Decision Keyword-Spotting Accelerator With In-SRAMComputing and On-Chip Learning for Customization"],"prefix":"10.1109","volume":"30","author":[{"given":"Yu-Hsiang","family":"Chiang","sequence":"first","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0561-8745","authenticated-orcid":false,"given":"Tian-Sheuan","family":"Chang","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8821-3486","authenticated-orcid":false,"given":"Shyh Jye","family":"Jou","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Hello edge: Keyword spotting on microcontrollers","author":"Zhang","year":"2017","journal-title":"arXiv:1711.07128"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TCSI.2019.2942092"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2020.3029586"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.23919\/VLSIC.2019.8778028"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ACCESS.2019.2924340"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ACCESS.2019.2960948"},{"key":"ref7","article-title":"Speech commands: A dataset for limited-vocabulary speech recognition","author":"Warden","year":"2018","journal-title":"arXiv:1804.03209"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/PerComWorkshops48775.2020.9156229"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ASPDAC.2018.8297379"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/IPDPSW.2017.95"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/SLT.2018.8639585"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1007\/978-3-030-58568-6_9"},{"key":"ref13","first-page":"5145","article-title":"Scalable methods for 8-bit training of neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Banner"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1016\/j.neunet.2019.12.027"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/CVPR42600.2020.00204"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/CVPR.2018.00286"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/VLSI-DAT52063.2021.9427349"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.21437\/Interspeech.2019-1363"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ICASSP40776.2020.9053395"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9874436\/09774875.pdf?arnumber=9774875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:13:08Z","timestamp":1705961588000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9774875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9]]},"references-count":19,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3172685","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2022,9]]}}}