{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T09:45:53Z","timestamp":1762508753014,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,8]]},"DOI":"10.1109\/tvlsi.2022.3173344","type":"journal-article","created":{"date-parts":[[2022,5,16]],"date-time":"2022-05-16T20:27:56Z","timestamp":1652732876000},"page":"1073-1083","source":"Crossref","is-referenced-by-count":2,"title":["Crosstalk-Computing-Based Gate-Level Reconfigurable Circuits"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0243-8124","authenticated-orcid":false,"given":"Naveen Kumar","family":"Macha","sequence":"first","affiliation":[{"name":"NVIDIA, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bhavana Tejaswini","family":"Repalle","sequence":"additional","affiliation":[{"name":"NVIDIA, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3878-398X","authenticated-orcid":false,"given":"Md Arif","family":"Iqbal","sequence":"additional","affiliation":[{"name":"Department of Computer Science Electrical Engineering, University of Missouri Kansas City, Kansas City, MO, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7318-3528","authenticated-orcid":false,"given":"Mostafizur","family":"Rahman","sequence":"additional","affiliation":[{"name":"Department of Computer Science Electrical Engineering, University of Missouri Kansas City, Kansas City, MO, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45443-8_26"},{"key":"ref2","first-page":"1","article-title":"On polymorphic circuits and their design using evolutionary algorithms","volume-title":"Proc. IASTED Int. Conf. Appl. Inform. (AI)","author":"Stoica"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44616-4_8"},{"issue":"2","key":"ref4","first-page":"125","article-title":"Polymorphic gates in design and test of digital circuits","volume":"4","author":"Sekanina","year":"2008","journal-title":"Int. J. Unconventional Comput."},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2017.8053726"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2000.878522"},{"issue":"5","key":"ref7","first-page":"1","article-title":"More complex polymorphic circuits: A way to implementation of smart dependable systems","volume":"7","author":"Ruzicka","year":"2013","journal-title":"ElectroScope Pilsen"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74626-3_18"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2007.4295290"},{"volume-title":"Configurable NAND\/NOR element","year":"1997","author":"Mcdermott","key":"ref10"},{"volume-title":"Universal logic circuit","year":"1985","author":"Burrows","key":"ref11"},{"key":"ref12","first-page":"192","article-title":"New polymorphic NAND\/XOR gate 2 known polymorphic gates","volume-title":"Proc. 7th WSEAS Int. Conf. Appl. Comput. Sci.","author":"Ruzicka"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.1999.782588"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2007.19"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2004.1368039"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2005.850278"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20040503"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.3489889"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2014.06.010"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2329919"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572291"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1117\/12.828118"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.2085314"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2017.8123636"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3232195.3232227"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2018.8638601"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2019.8741746"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1862891.1862892"},{"key":"ref29","first-page":"1","article-title":"Crosstalk noise based configurable computing: A new paradigm for digital electronics","volume-title":"Proc. IEEE Int. Syst. Chip Conf.","author":"Macha"},{"key":"ref30","first-page":"1","article-title":"From 180 nm to 7 nm: Crosstalk computing scalability study","volume-title":"Proc. IEEE Electron Device Soc. Conf.","author":"Iqbal"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1862891.1862892"},{"volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","year":"2010","author":"Neil","key":"ref32"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2012.6256164"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9836323\/09775768.pdf?arnumber=9775768","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T03:27:13Z","timestamp":1706066833000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9775768\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8]]},"references-count":33,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3173344","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2022,8]]}}}