{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T21:18:21Z","timestamp":1792790301971,"version":"4.5.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1109\/tvlsi.2022.3175067","type":"journal-article","created":{"date-parts":[[2022,5,24]],"date-time":"2022-05-24T15:42:27Z","timestamp":1653406947000},"page":"1207-1218","source":"Crossref","is-referenced-by-count":51,"title":["Power Side-Channel Leakage Assessment Framework at Register-Transfer Level"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5687-6237","authenticated-orcid":false,"given":"Nitin","family":"Pundir","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2608-3858","authenticated-orcid":false,"given":"Jungmin","family":"Park","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01001-9_26"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_27"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_14"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3005338"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2423274"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/11935308_38"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2996366.2996428"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1004593"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_25"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i1.209-237"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_2"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_30"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3383445"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.29007\/mbf3"},{"key":"ref17","first-page":"530","article-title":"Pre-silicon architecture correlation analysis (PACA): Identifying and mitigating the source of side-channel leakage at gate-level","volume":"2021","author":"Yao","year":"2021","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758600"},{"key":"ref19","article-title":"PQC-SEP: Power side-channel evaluation platform for post-quantum cryptography algorithms","author":"Park","year":"2022"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1214\/aoms\/1177729694"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.43"},{"key":"ref22","article-title":"A statistics-based fundamental model for side-channel attack analysis","author":"Fei","year":"2014"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-89641-0_14"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38348-9_9"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30574-3_24"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9085-7"},{"key":"ref27","volume-title":"Galois Field Based AES Verilog Design","author":"Lab","year":"2007"},{"key":"ref28","volume-title":"LUT Based AES Verilog Design","author":"Lab","year":"2017"},{"key":"ref29","volume-title":"Pipelined AES Implementation","author":"Hsing","year":"2019"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_31"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i4.443-466"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2975091"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_33"},{"key":"ref34","volume-title":"SAKURA-G FPGA Board","author":"Lab","year":"2013"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05826-8"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586210"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs:20060112"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea7010004"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-42001-6_12"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942173"},{"key":"ref41","article-title":"Rosita: Towards automatic elimination of power-analysis leakage in ciphers","volume-title":"arXiv:1912.05183","author":"Shelton","year":"2019"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.589-629"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9874436\/09780645.pdf?arnumber=9780645","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T17:35:33Z","timestamp":1705944933000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9780645\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9]]},"references-count":42,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3175067","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,9]]}}}