{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,12]],"date-time":"2025-08-12T22:08:34Z","timestamp":1755036514206,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62174084","62104097"],"award-info":[{"award-number":["62174084","62104097"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"High-Level Personnel Project of Jiangsu Province","award":["JSSCBS20210034"],"award-info":[{"award-number":["JSSCBS20210034"]}]},{"name":"Key Research Plan of Jiangsu Province of China","award":["BE2019003-4"],"award-info":[{"award-number":["BE2019003-4"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1109\/tvlsi.2022.3177239","type":"journal-article","created":{"date-parts":[[2022,5,30]],"date-time":"2022-05-30T22:11:15Z","timestamp":1653948675000},"page":"1368-1372","source":"Crossref","is-referenced-by-count":5,"title":["An Efficient Reconfigurable Encoder for the IEEE 1901 Standard"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4227-0204","authenticated-orcid":false,"given":"Yuxing","family":"Chen","sequence":"first","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5366-1396","authenticated-orcid":false,"given":"Hangxuan","family":"Cui","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7227-4786","authenticated-orcid":false,"given":"Zhongfeng","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3034046"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3072866"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2983327"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2983975"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2019.8710016"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2020.2969448"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2021.3056512"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2014.2379586"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2638472"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905232"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693711"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2026684"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950129"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/31.75394"},{"key":"ref15","first-page":"280","article-title":"VLSI implementation of Reed Solomon codes","volume-title":"Proc. 4th Int. Conf. Comput. Methodol. Commun. (ICCMC)","author":"Chalil"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.22201\/icat.16656423.2005.3.02.550"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9874436\/09784929.pdf?arnumber=9784929","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T03:20:54Z","timestamp":1706757654000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9784929\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9]]},"references-count":16,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3177239","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2022,9]]}}}