{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,28]],"date-time":"2025-05-28T16:32:46Z","timestamp":1748449966553,"version":"3.37.3"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/tvlsi.2022.3177861","type":"journal-article","created":{"date-parts":[[2022,6,6]],"date-time":"2022-06-06T20:15:53Z","timestamp":1654546553000},"page":"1757-1769","source":"Crossref","is-referenced-by-count":2,"title":["Multitimescale Mitigation for Performance Variability Improvement in Time-Critical Systems"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9119-6069","authenticated-orcid":false,"given":"Ji-Yung","family":"Lin","sequence":"first","affiliation":[{"name":"imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pieter","family":"Weckx","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1435-3275","authenticated-orcid":false,"given":"Subrat","family":"Mishra","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2381-0121","authenticated-orcid":false,"given":"Alessio","family":"Spessot","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"imec, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1526010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2018.2844601"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108957"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.953271"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0246"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235126"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/502034.502044"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.4018\/jaras.2011010102"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref11","first-page":"70","article-title":"Identifying data-dependent system scenarios in a dynamic embedded system","volume-title":"Proc. Int. Conf. Eng. Reconfigurable Syst. Algorithms (ERSA)","author":"Hammari"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2385713"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2014.6838580"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1995.492493"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268429"},{"key":"ref16","first-page":"2.1","article-title":"TACLeBench: A benchmark collection to support worst-case execution time research","volume-title":"Proc. 16th Int. Workshop Worst-Case Execution Time Anal. (WCET)","volume":"55","author":"Falk"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774659"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2997706"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013249"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831796"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344530"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9925603\/09789172.pdf?arnumber=9789172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T03:01:33Z","timestamp":1706756493000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9789172\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":21,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3177861","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2022,11]]}}}