{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:30:23Z","timestamp":1763724623614,"version":"3.37.3"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"DARPA ERI 3DSOC Program","doi-asserted-by":"publisher","award":["HR001118C0096"],"award-info":[{"award-number":["HR001118C0096"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["GRC Task 2929"],"award-info":[{"award-number":["GRC Task 2929"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1109\/tvlsi.2022.3181185","type":"journal-article","created":{"date-parts":[[2022,6,13]],"date-time":"2022-06-13T20:47:50Z","timestamp":1655153270000},"page":"1355-1367","source":"Crossref","is-referenced-by-count":7,"title":["Metal Layer Sharing: A Routing Optimization Technique for Monolithic 3D ICs"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3966-1749","authenticated-orcid":false,"given":"Sai","family":"Pentapati","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2022.3174253"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993637"},{"volume-title":"AMD 3D V-Cache Ryzen","year":"2018","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2544837"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00096"},{"key":"ref6","first-page":"1","article-title":"Record performance of $500~^{\\circ}\\text{C}$\n low-temperature nMOSFETs for 3D sequential integration using a smart cut layer transfer module","volume-title":"Proc. Symp. VLSI Technol.","author":"Brunet"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7049955"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2387827"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2950067.2950078"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116297"},{"key":"ref11","first-page":"1","article-title":"Pin-3D: A physical synthesis and post-layout optimization flow for heterogeneous monolithic 3D ICs","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Pentapati"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648839"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2952542"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9874436\/09795123.pdf?arnumber=9795123","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T05:02:21Z","timestamp":1706763741000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9795123\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9]]},"references-count":13,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3181185","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2022,9]]}}}