{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:37:51Z","timestamp":1782970671234,"version":"3.54.5"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T00:00:00Z","timestamp":1661990400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001409","name":"Department of Science and Technology (DST), Government of India","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001409","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1109\/tvlsi.2022.3183353","type":"journal-article","created":{"date-parts":[[2022,6,22]],"date-time":"2022-06-22T19:46:58Z","timestamp":1655927218000},"page":"1332-1340","source":"Crossref","is-referenced-by-count":9,"title":["A Pairwise Swap Enabled Randomized DEM Addressing Intersegment Mismatch for Current Steering Digital-to-Analog Converters"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9631-372X","authenticated-orcid":false,"given":"Smrutilekha","family":"Samanta","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, National Institute of Technology Rourkela, Rourkela, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9284-5654","authenticated-orcid":false,"given":"Santanu","family":"Sarkar","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, National Institute of Technology Rourkela, Rourkela, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2412657"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.910469"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2052491"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819163"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2901626"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512700"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2572667"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/82.659453"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2168013"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/82.850417"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2399971"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2850919"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158728"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821287"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2043400"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2386332"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2011606"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301769"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168651"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2791462"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865345"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2909354"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882355"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.03.014"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9874436\/09804377.pdf?arnumber=9804377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T05:47:23Z","timestamp":1706766443000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9804377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9]]},"references-count":25,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3183353","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,9]]}}}