{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:57:17Z","timestamp":1761649037353,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/tvlsi.2022.3183904","type":"journal-article","created":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T19:39:45Z","timestamp":1656617985000},"page":"1748-1756","source":"Crossref","is-referenced-by-count":3,"title":["Efficient Backside Power Delivery for High-Performance Computing Systems"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7404-3156","authenticated-orcid":false,"given":"Hesheng","family":"Lin","sequence":"first","affiliation":[{"name":"imec, Heverlee, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4975-6672","authenticated-orcid":false,"given":"Geert","family":"van der Plas","sequence":"additional","affiliation":[{"name":"imec, Heverlee, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2468-8933","authenticated-orcid":false,"given":"Xiao","family":"Sun","sequence":"additional","affiliation":[{"name":"imec, Heverlee, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Velenis","sequence":"additional","affiliation":[{"name":"imec, Heverlee, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"imec, Heverlee, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3861-0168","authenticated-orcid":false,"given":"Rudy","family":"Lauwereins","sequence":"additional","affiliation":[{"name":"imec, Heverlee, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Beyne","sequence":"additional","affiliation":[{"name":"imec, Heverlee, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268306"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2954301"},{"key":"ref4","first-page":"19","article-title":"Buried power rails and back-side power grids: Arm CPU power delivery network design beyond 5 nm","author":"Prasad","year":"2019","journal-title":"IEDM Tech. Dig."},{"key":"ref5","first-page":"89","article-title":"DTCO exploration for efficient standard cell power rails","volume":"10588","author":"Chava","journal-title":"Proc. SPIE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3149589"},{"key":"ref7","first-page":"1","article-title":"Backside power delivery with a direct 14:1\/19:1 high-ratio point-of-load power converter for servers and datacenters","volume-title":"Proc. Symp. VLSI Technol.","author":"Lin"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662294"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2759117"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2019.2948825"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2530745"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2227815"},{"volume-title":"Switching Regulator IC Series: Efficiency of Buck Converter, Application Note","year":"2016","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2021.3102435"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223648"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2014.6803344"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223697"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2505665"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274826"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2946218"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9925603\/09812464.pdf?arnumber=9812464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T03:49:17Z","timestamp":1706759357000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9812464\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":20,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3183904","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2022,11]]}}}