{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:46:55Z","timestamp":1759146415366,"version":"3.37.3"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2020YFB1600201"],"award-info":[{"award-number":["2020YFB1600201"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61974105","62090024","U20A20202"],"award-info":[{"award-number":["61974105","62090024","U20A20202"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Zhejiang Laboratory","award":["2021KC0AB01"],"award-info":[{"award-number":["2021KC0AB01"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/tvlsi.2022.3186946","type":"journal-article","created":{"date-parts":[[2022,7,20]],"date-time":"2022-07-20T19:35:44Z","timestamp":1658345744000},"page":"1677-1690","source":"Crossref","is-referenced-by-count":5,"title":["BMC-Based Temperature-Aware SBST for Worst-Case Delay Fault Testing Under High Temperature"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7887-6510","authenticated-orcid":false,"given":"Ying","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Software Engineering, Tongji University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Ding","sequence":"additional","affiliation":[{"name":"School of Software Engineering, Tongji University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5137-565X","authenticated-orcid":false,"given":"Zebo","family":"Peng","sequence":"additional","affiliation":[{"name":"Embedded Systems Laboratory, Linkoping University, Linkoping, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8082-4218","authenticated-orcid":false,"given":"Huawei","family":"Li","sequence":"additional","affiliation":[{"name":"SKLCA, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6516-4175","authenticated-orcid":false,"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[{"name":"VLSI Design and Education Center, The University of Tokyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5829-8423","authenticated-orcid":false,"given":"Jianhui","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Software Engineering, Tongji University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.142"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729282"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2669862"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203459"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2643663"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.77"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2208130"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.43"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363387"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252636"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2698506"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2758641"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2019.2911022"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2538800"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583987"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242037"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2890695"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0271"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.913755"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-020-05856-7"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886412"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000866"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.140"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.58"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920306"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ATS47505.2019.00013"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DSD51259.2020.00105"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2939324"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278172"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474365"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857379"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2606248"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2008.274"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2201481"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2925365"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0744"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ATS52891.2021.00025"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1993.203924"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320122"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639687"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24622-0_9"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1016\/s0065-2458(03)58003-2"},{"issue":"1","key":"ref44","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1023\/A:1011276507260","article-title":"Bounded model checking using satisfiability solving","volume":"19","author":"Clarke","year":"2001","journal-title":"Formal Methods Syst. Des."},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781333"},{"volume-title":"NuSMV","year":"2007","key":"ref46"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437573"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457209"},{"volume-title":"HotSpot","year":"2003","key":"ref49"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9925603\/09834321.pdf?arnumber=9834321","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T06:36:29Z","timestamp":1706769389000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9834321\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":49,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3186946","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2022,11]]}}}