{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:43Z","timestamp":1740133303670,"version":"3.37.3"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,10]]},"DOI":"10.1109\/tvlsi.2022.3189804","type":"journal-article","created":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T19:37:31Z","timestamp":1657913851000},"page":"1543-1547","source":"Crossref","is-referenced-by-count":1,"title":["Preponing Fault Detections for Test Compaction Under Transparent Scan"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5491-7282","authenticated-orcid":false,"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2018.8373264"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2919233"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2921345"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT50435.2020.9250810"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00035"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3107401"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774597"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.819424"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805828"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2608984"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368647"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70767"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2878067"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9904512\/09831163.pdf?arnumber=9831163","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T06:34:13Z","timestamp":1706769253000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9831163\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10]]},"references-count":13,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3189804","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2022,10]]}}}