{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T06:40:23Z","timestamp":1780555223015,"version":"3.54.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,10]]},"DOI":"10.1109\/tvlsi.2022.3190080","type":"journal-article","created":{"date-parts":[[2022,7,20]],"date-time":"2022-07-20T19:35:44Z","timestamp":1658345744000},"page":"1497-1506","source":"Crossref","is-referenced-by-count":20,"title":["Evaluation of Nanosheet and Forksheet Width Modulation for Digital IC Design in the Sub-3-nm Era"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8706-4311","authenticated-orcid":false,"given":"Giuliano","family":"Sisto","sequence":"first","affiliation":[{"name":"Logic Technologies (LTE), imec, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Odysseas","family":"Zografos","sequence":"additional","affiliation":[{"name":"Logic Technologies (LTE), imec, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bilal","family":"Chehab","sequence":"additional","affiliation":[{"name":"Logic Technologies (LTE), imec, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Naveen","family":"Kakarla","sequence":"additional","affiliation":[{"name":"Logic Technologies (LTE), imec, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yang","family":"Xiang","sequence":"additional","affiliation":[{"name":"Logic Technologies (LTE), imec, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dragomir","family":"Milojevic","sequence":"additional","affiliation":[{"name":"Logic Technologies (LTE), imec, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pieter","family":"Weckx","sequence":"additional","affiliation":[{"name":"Logic Technologies (LTE), imec, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5376-2119","authenticated-orcid":false,"given":"Geert","family":"Hellings","sequence":"additional","affiliation":[{"name":"Logic Technologies (LTE), imec, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Julien","family":"Ryckaert","sequence":"additional","affiliation":[{"name":"Logic Technologies (LTE), imec, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.4241347"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838497"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001409"},{"key":"ref5","first-page":"28.2.1","article-title":"Design-technology co-optimization of standard cell libraries on Intel 10 nm process","volume-title":"IEDM Tech. Dig.","author":"Wang"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573398"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2018.8510683"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993617"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2018.8430415"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3033510"},{"key":"ref11","first-page":"14.1.1","article-title":"Intel 22 nm FinFET (22FFL) process technology for RF and mm wave applications and circuit design optimization for FinFET technology","volume-title":"IEDM Tech. Dig.","author":"Lee"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2012.6242496"},{"key":"ref13","first-page":"29.4.1","article-title":"Enabling sub-5 nm CMOS technology scaling thinner and taller!","volume-title":"IEDM Tech. Dig.","author":"Ryckaert"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998183"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EUROSOI-ULIS45800.2019.9041857"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838456"},{"key":"ref17","first-page":"36.5.1","article-title":"Novel forksheet device architecture as ultimate logic scaling device towards 2 nm","volume-title":"IEDM Tech. Dig.","author":"Weckx"},{"key":"ref18","first-page":"20.5.1","article-title":"Stacked nanosheet fork architecture for SRAM design and device co-optimization toward 3 nm","volume-title":"IEDM Tech. Dig.","author":"Weckx"},{"key":"ref19","first-page":"1","article-title":"Forksheet FETs for advanced CMOS scaling: Forksheet-nanosheet co-integration and dual work function metal gates at 17 nm N-P space","volume-title":"Proc. Symp. VLSI Technol.","author":"Mertens"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA51926.2021.9440115"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2015.K-4-2"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/s3s.2015.7333521"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/devic.2019.8783385"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2695455"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510633"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3088392"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9904512\/09834262.pdf?arnumber=9834262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T08:23:40Z","timestamp":1706775820000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9834262\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10]]},"references-count":26,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3190080","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,10]]}}}