{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,20]],"date-time":"2025-09-20T21:49:45Z","timestamp":1758404985275,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62174038"],"award-info":[{"award-number":["62174038"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007219","name":"Natural Science Foundation of Shanghai","doi-asserted-by":"publisher","award":["20ZR1455900"],"award-info":[{"award-number":["20ZR1455900"]}],"id":[{"id":"10.13039\/100007219","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002367","name":"State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["CARCHA202005"],"award-info":[{"award-number":["CARCHA202005"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,10]]},"DOI":"10.1109\/tvlsi.2022.3193897","type":"journal-article","created":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T21:50:22Z","timestamp":1659477022000},"page":"1507-1518","source":"Crossref","is-referenced-by-count":9,"title":["Accurate Reliability Boundary Evaluation of Approximate Arithmetic Circuit"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0019-8240","authenticated-orcid":false,"given":"Zhen","family":"Wang","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology, Shanghai University of Electric Power, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guofa","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shanghai University of Electric Power, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2329-502X","authenticated-orcid":false,"given":"Peng","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Computer, Guangdong University of Technology, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8023-5090","authenticated-orcid":false,"given":"Jing","family":"Ye","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5829-8423","authenticated-orcid":false,"given":"Jianhui","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Software Engineering, Tongji University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.51"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2005.4633574"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297391"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2906199"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3030121"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2975695"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.54"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2317180"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2605382"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2709542"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.05.008"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.26599\/TST.2020.9010032"},{"key":"ref17","first-page":"59","article-title":"Evaluating circuit reliability under probabilistic gate-level fault models","volume-title":"Proc. Int. Workshop Logic Synth.","author":"Patel"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927003"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2018.00038"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s42514-020-00058-1"},{"key":"ref21","first-page":"660","article-title":"Inexact designs for approximate low power addition by cell replacement","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)","author":"Almurib"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1989.36234"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/QRS-C.2017.34"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926993"},{"volume-title":"Approximate 8-Bit Adders and Multipliers","year":"2021","author":"Mrazek","key":"ref26"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9904512\/09847180.pdf?arnumber=9847180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T11:16:31Z","timestamp":1706786191000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9847180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10]]},"references-count":26,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3193897","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2022,10]]}}}