{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T06:59:24Z","timestamp":1775890764964,"version":"3.50.1"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61971143"],"award-info":[{"award-number":["61971143"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62174035"],"award-info":[{"award-number":["62174035"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/tvlsi.2022.3197229","type":"journal-article","created":{"date-parts":[[2022,8,25]],"date-time":"2022-08-25T18:37:29Z","timestamp":1661452649000},"page":"1813-1826","source":"Crossref","is-referenced-by-count":19,"title":["Adaptable Approximate Multiplier Design Based on Input Distribution and Polarity"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3994-9304","authenticated-orcid":false,"given":"Zhen","family":"Li","sequence":"first","affiliation":[{"name":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Su","family":"Zheng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Jide","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Yao","family":"Lu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Jingbo","family":"Gao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8742-687X","authenticated-orcid":false,"given":"Jun","family":"Tao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0579-3527","authenticated-orcid":false,"given":"Lingli","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3049299"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2890712"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s10107-016-1036-0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1049\/el:20050464"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926950"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2587696"},{"key":"ref35","first-page":"1106","article-title":"ImageNet classification with deep convolutional neural networks","volume":"25","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref34","first-page":"448","article-title":"Batch normalization: Accelerating deep network training by reducing internal covariate shift","author":"ioffe","year":"2015","journal-title":"Proc 32nd Int Conf Mach Learn"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2978874"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586092"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967005"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218627"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3003684"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2767858"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"ref16","first-page":"1","article-title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","author":"liu","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2016.25"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415702"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3097264"},{"key":"ref28","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"arXiv 1409 1556"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3104145"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"1327","DOI":"10.1109\/T-C.1974.223862","article-title":"comments on \"a two's complement parallel array multiplication algorithm","volume":"c 23","author":"blankenship","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2803081"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2012863"},{"key":"ref29","article-title":"Learning multiple layers of features from tiny images","author":"krizhevsky","year":"2009"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926083"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3211123"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967021"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937321"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056820"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927241"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317919"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714977"},{"key":"ref47","article-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"zhou","year":"2016","journal-title":"arXiv 1606 06160 [cs]"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926993"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2856362"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2020.09.008"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2940943"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2535398"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.032271057"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203889"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-74690-6_24"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9975838\/09861394.pdf?arnumber=9861394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,26]],"date-time":"2022-12-26T19:16:36Z","timestamp":1672082196000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9861394\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":47,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3197229","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}