{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T14:27:30Z","timestamp":1784644050037,"version":"3.55.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science and Technology Council of Taiwan","award":["110-2221-E-006-208-MY3"],"award-info":[{"award-number":["110-2221-E-006-208-MY3"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1109\/tvlsi.2022.3201946","type":"journal-article","created":{"date-parts":[[2022,9,23]],"date-time":"2022-09-23T20:03:05Z","timestamp":1663963385000},"page":"1783-1793","source":"Crossref","is-referenced-by-count":4,"title":["PPOM: An Effective Post-Global Placement Optimization Methodology for Better Wirelength and Routability"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8637-2144","authenticated-orcid":false,"given":"Jai-Ming","family":"Lin","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Liang-Chi","family":"Zane","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Min-Chia","family":"Tsai","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yung-Chen","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Che-Li","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Physical Design Service, Global Unichip Corporation, Tainan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chen-Fa","family":"Tsai","sequence":"additional","affiliation":[{"name":"Department of Physical Design Service, Global Unichip Corporation, Tainan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Synopsys","year":"2021"},{"key":"ref2","volume-title":"Himax","year":"2021"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055179"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898038"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687466"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2360453"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2712665"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317901"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643544"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643441"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488923"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.8361580"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560039"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278496"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.809660"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687465"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9925603\/09901491.pdf?arnumber=9901491","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T02:44:28Z","timestamp":1706064268000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9901491\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":18,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3201946","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11]]}}}