{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:50:59Z","timestamp":1775667059901,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100011067","name":"Indian Institute of Technology Mandi","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100011067","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/tvlsi.2022.3210963","type":"journal-article","created":{"date-parts":[[2022,10,13]],"date-time":"2022-10-13T19:37:40Z","timestamp":1665689860000},"page":"1891-1901","source":"Crossref","is-referenced-by-count":9,"title":["An Uninterrupted Processing Technique-Based High-Throughput and Energy-Efficient Hardware Accelerator for Convolutional Neural Networks"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0601-5994","authenticated-orcid":false,"given":"Md Najrul","family":"Islam","sequence":"first","affiliation":[{"name":"School of Computing and Electrical Engineering, Indian Institute of Technology (IIT) Mandi, Mandi, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2224-0892","authenticated-orcid":false,"given":"Rahul","family":"Shrestha","sequence":"additional","affiliation":[{"name":"School of Computing and Electrical Engineering, Indian Institute of Technology (IIT) Mandi, Mandi, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1878-6657","authenticated-orcid":false,"given":"Shubhajit","family":"Roy Chowdhury","sequence":"additional","affiliation":[{"name":"School of Computing and Electrical Engineering, Indian Institute of Technology (IIT) Mandi, Mandi, India"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8030292"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2018.8573527"},{"key":"ref12","first-page":"755","article-title":"FPGA-based implementation of a real-time object recognition system using convolutional neural network","volume":"67","author":"gilan","year":"2019","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2964284.2973801"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2690919"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2905242"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7299170"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2968023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IROS.2018.8593522"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3095283"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01766-7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2016.2547588"},{"key":"ref9","first-page":"752","article-title":"A throughput-optimized channel-oriented processing element array for convolutional neural networks","volume":"68","author":"chen","year":"2020","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref1","first-page":"173","article-title":"Deep speech 2: End-to-end speech recognition in English and Mandarin","author":"amodei","year":"2016","journal-title":"Proc Int Conf Mach Learn"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2020.3020569"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743766"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3167449"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00014"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MECO49872.2020.9134344"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401577"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9975838\/09919145.pdf?arnumber=9919145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,26]],"date-time":"2022-12-26T19:16:19Z","timestamp":1672082179000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9919145\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":27,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3210963","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}