{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:09:14Z","timestamp":1779379754553,"version":"3.53.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,1]]},"DOI":"10.1109\/tvlsi.2022.3212271","type":"journal-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T22:36:33Z","timestamp":1667514993000},"page":"55-64","source":"Crossref","is-referenced-by-count":6,"title":["Enhancing Strong PUF Security With Nonmonotonic Response Quantization"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3387-054X","authenticated-orcid":false,"given":"Kleber","family":"Stangherlin","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhuanhao","family":"Wu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hiren","family":"Patel","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8256-9828","authenticated-orcid":false,"given":"Manoj","family":"Sachdev","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539093"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2827238"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2398454"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_27"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5955011"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2019.2891223"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_19"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30840-1_22"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-58387-6_17"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2740297"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714862"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3098018"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346548"},{"key":"ref15","first-page":"176","article-title":"Visualizing the loss landscape of neural nets","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"31","author":"Li"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297289"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.15439\/2014F140"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2165540"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681648"},{"key":"ref20","first-page":"641","article-title":"Efficient attacks on robust ring oscillator PUF with enhanced challenge-response set","volume-title":"Proc. Des., Automat. Test Eur. Conf. Exhib. (DATE)","author":"Nguyen"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i4.243-290"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2013.2279798"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2749226"},{"key":"ref24","first-page":"1","article-title":"Deep learning based model building attacks on arbiter PUF compositions","author":"Santikellur","year":"2019","journal-title":"Cryptol. ePrint Arch."},{"key":"ref25","article-title":"High-level model for NMQ-RO strong PUF","author":"Stangherlin","year":"2022"},{"key":"ref26","article-title":"Testchip measured CRPs of NMQ strong PUF","author":"Stangherlin","year":"2022"},{"key":"ref27","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","volume-title":"Proc. 44th ACM IEEE Design Autom. Conf.","author":"Suh"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3111588"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i2.357-389"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2943121"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194590"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300270"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i3.97-120"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942176"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24837-0_1"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.15439\/2014F122"},{"key":"ref37","first-page":"1","article-title":"A physically unclonable function with BER <10\u207b\u2078 for robust chip authentication using oscillator collapse in 40 nm CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Yang"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2021.3090475"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3114084"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2945247"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/9998453\/09927370.pdf?arnumber=9927370","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,14]],"date-time":"2025-01-14T20:25:41Z","timestamp":1736886341000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9927370\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1]]},"references-count":40,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3212271","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1]]}}}