{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,22]],"date-time":"2026-07-22T07:34:20Z","timestamp":1784705660158,"version":"3.55.0"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61974024"],"award-info":[{"award-number":["61974024"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.1109\/tvlsi.2022.3217275","type":"journal-article","created":{"date-parts":[[2022,11,4]],"date-time":"2022-11-04T20:26:06Z","timestamp":1667593566000},"page":"484-497","source":"Crossref","is-referenced-by-count":19,"title":["Vina-FPGA: A Hardware-Accelerated Molecular Docking Tool With Fixed-Point Quantization and Low-Level Parallelism"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8866-7189","authenticated-orcid":false,"given":"Ming","family":"Ling","sequence":"first","affiliation":[{"name":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1195-6115","authenticated-orcid":false,"given":"Qingde","family":"Lin","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruiqi","family":"Chen","sequence":"additional","affiliation":[{"name":"Zhangjiang Fudan International Innovation Center, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haimeng","family":"Qi","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mengru","family":"Lin","sequence":"additional","affiliation":[{"name":"VeriMake Innovation Laboratory, Nanjing Renmian Integrated Circuit Company Ltd., Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yanxiang","family":"Zhu","sequence":"additional","affiliation":[{"name":"VeriMake Innovation Laboratory, Nanjing Renmian Integrated Circuit Company Ltd., Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiansheng","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Geographic and Biological Information, Nanjing University of Posts and Telecommunications, Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/ijms17111748"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3389\/fphar.2018.00923"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/jcc.21334"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1021\/acs.jcim.8b00312"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/jcc.21256"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/71.539732"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1099-1352(199601)9:1<1::AID-JMR241>3.0.CO;2-6"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/wilm.10057"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1111\/cbdd.12697"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0155183"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCBB.2012.82"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1093\/bioinformatics\/btv082"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-15571-7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-2117-z"},{"key":"ref15","article-title":"GPU-accelerated AutoDock Vina: Viking","volume-title":"ACS Spring Nat. Meeting Expo","author":"Shin"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/nprot.2016.051"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3390\/ph15010063"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICMA.2006.257789"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2705196"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10822-016-9900-9"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1186\/1758-2946-1-15"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1021\/acs.jctc.0c01006"},{"key":"ref23","volume-title":"Intel\u00ae Power Gadget","author":"Olivas"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.93"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3078155.3078167"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IA351965.2020.00008"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/PDP50117.2020.00031"},{"key":"ref28","first-page":"1","article-title":"FPGA-based acceleration of the AutoDock molecular docking software","volume-title":"Proc. 6th Conf. Ph.D. Res. Microelectron. Electron.","author":"Pechan"},{"key":"ref29","first-page":"1","article-title":"A case study in using OpenCL on FPGAs: Creating an open-source accelerator of the AutoDock molecular docking software","volume-title":"Proc. 5th Int. Workshop FPGAs Softw. Programmers","author":"Solis-Vasquez"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.3390\/molecules27093041"},{"key":"ref31","volume-title":"DL333501C","year":"2021"},{"key":"ref32","volume-title":"RTX 3090","year":"2021"},{"key":"ref33","volume-title":"GPU Z","year":"2021"},{"key":"ref34","volume-title":"Xilinx Power Estimator (XPE)","year":"2021"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10079225\/09940230.pdf?arnumber=9940230","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:52:38Z","timestamp":1705963958000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9940230\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":34,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2022.3217275","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4]]}}}